Pages with the fewest revisions

Jump to navigation Jump to search

Showing below up to 98 results in range #51 to #148.

View (previous 250 | next 250) (20 | 50 | 100 | 250 | 500)

  1. ASICone. Goals, timeline, participants and tools‏‎ (3 revisions)
  2. Naja: an open source framework for EDA post synthesis flow development‏‎ (3 revisions)
  3. XSCHEM - circuit schematic editor for VLSI, ASIC, PCB design‏‎ (3 revisions)
  4. GnuCap: Progress and Opportunities‏‎ (3 revisions)
  5. An overview of libre silicon and OSHW related efforts within NGI and NLnet‏‎ (3 revisions)
  6. OpenSource PDK - A key enabler to unlock the potential of an open source design flow‏‎ (3 revisions)
  7. Recommendations and roadmap for the development of open-source silicon in the EU‏‎ (4 revisions)
  8. Recent Developments from YosysHQ‏‎ (4 revisions)
  9. Placement algorithms for standard cells in Coriolis‏‎ (4 revisions)
  10. Moving toward VexiiRiscv‏‎ (4 revisions)
  11. All you ever wanted to know about side-channel attacks and protections (and a forthcoming book)‏‎ (4 revisions)
  12. FSiC2024 venue‏‎ (4 revisions)
  13. Lesson learned from Retro-uC and the search for the ideal EDA flow for open source silicon‏‎ (4 revisions)
  14. Main Page/Software‏‎ (4 revisions)
  15. Open Source for Sustainable and Long lasting Phones‏‎ (4 revisions)
  16. High level Simulation‏‎ (4 revisions)
  17. Open (and Closed) Source Analog Design with Hdl21 & VLSIR‏‎ (4 revisions)
  18. Welcome from the Free Silicon Foundation 2023‏‎ (4 revisions)
  19. Physical security for cryptographic implementations with open hardware‏‎ (4 revisions)
  20. Verilog-AMS in Gnucap‏‎ (4 revisions)
  21. Go2async: A high-level synthesis tool for asynchronous circuits‏‎ (4 revisions)
  22. Toward multi-language open-source HDL simulation‏‎ (4 revisions)
  23. Learning from GF180 PDK: Best practices for implementing and optimizing KLayout DRC and LVS decks‏‎ (5 revisions)
  24. Digital placement algorithms in Coriolis‏‎ (5 revisions)
  25. Whom do you trust?: Validating process parameters for open-source tools‏‎ (5 revisions)
  26. Towards digital sovereignty by open source (hardware)‏‎ (5 revisions)
  27. Standard-cell recognition‏‎ (5 revisions)
  28. F-Si Donations‏‎ (5 revisions)
  29. OpenROAD‏‎ (5 revisions)
  30. From the RISC-V spec to a low-tech SoC, passing by SpinalHDL, VexRiscv and OpenOCD‏‎ (5 revisions)
  31. Welcome from LIP6‏‎ (5 revisions)
  32. Exploring open hardware solutions for ensuring the security of RISC-V processors‏‎ (5 revisions)
  33. Tutorial and FAQ on physical verification, DRC+LVS‏‎ (5 revisions)
  34. Proof-of-concept for scalable analog blocks using the PDKMaster framework‏‎ (5 revisions)
  35. Learning hardware design in the video game Minecraft‏‎ (5 revisions)
  36. PDKMaster & co.: a framework for scalable and technology portable standard cell, IO and SRAM libraries‏‎ (5 revisions)
  37. A Yosys plugin for logic locking‏‎ (5 revisions)
  38. White paper for the EC, January 2020‏‎ (5 revisions)
  39. Open source Design Flow status and roadmap for IHP BiCMOS technology‏‎ (5 revisions)
  40. CERN OHL v2 draft‏‎ (5 revisions)
  41. The Raven chip: First-time silicon success with qflow and efabless‏‎ (5 revisions)
  42. Black-tie Python: Formal verification with Amaranth‏‎ (6 revisions)
  43. LibrEDA - digital place-and-route framework from scratch‏‎ (6 revisions)
  44. Accelerating the Open Source Silicon Ecosystem with Jupyter Notebooks‏‎ (6 revisions)
  45. GHDL and the economy of EDA FOSS‏‎ (6 revisions)
  46. The Alliance/Coriolis design flow‏‎ (6 revisions)
  47. F8‏‎ (6 revisions)
  48. The importance of EU Academia in developing the chips of the future‏‎ (6 revisions)
  49. ABSYNTH: Analog Design Automation - An approach to bring VLSI analog design to the hobbyists/non-professionals‏‎ (6 revisions)
  50. GAUT - A Free and Open-Source High-Level Synthesis tool‏‎ (6 revisions)
  51. Gnu Circuit Analysis Package (GnuCap)‏‎ (7 revisions)
  52. TinyTapeout - what happened and next steps‏‎ (7 revisions)
  53. Challenge to Fabricate LSI without NDA with Open Method‏‎ (7 revisions)
  54. Verilog-A Circuit Analysis Kernel (VACASK)‏‎ (7 revisions)
  55. FSiC2021‏‎ (7 revisions)
  56. KQCircuits – open-source EDA software for designing chips with super conducting qubits‏‎ (7 revisions)
  57. Design of a 1.2MS/s Charge-Redistribution Non-Binary SAR-ADC Utilizing the SKY130 Open-Source Technology‏‎ (7 revisions)
  58. Toward a collaborative environment for Open Hardware Design‏‎ (7 revisions)
  59. Coriolis (installation)‏‎ (7 revisions)
  60. Environmental impacts of electronics and the role of open source hardware‏‎ (8 revisions)
  61. The development of the NSXLIB standard cell scalable library‏‎ (8 revisions)
  62. Standard-cell synthesis‏‎ (8 revisions)
  63. Mixed-signal system modelling and simulation‏‎ (8 revisions)
  64. FSiC2023 venue‏‎ (8 revisions)
  65. Merging Gnucap and Qucs -- The Why and How‏‎ (8 revisions)
  66. Wiki/openic‏‎ (8 revisions)
  67. KLayout XSection tool - Deep insights or nonsense in colors?‏‎ (8 revisions)
  68. Need for a free alternative to OpenAccess (by Matthias)‏‎ (8 revisions)
  69. Software-Defined Hardware: Digital Design in the 21st Century with Chisel‏‎ (9 revisions)
  70. Open Source Parasitic Extraction‏‎ (9 revisions)
  71. LibreCell‏‎ (9 revisions)
  72. Industry-Grade SystemVerilog IPs And The Open Flow: How We Synthesized Iguana‏‎ (10 revisions)
  73. FSiC2019 venue‏‎ (10 revisions)
  74. Mixing software abstractions for high-level FPGA programming‏‎ (10 revisions)
  75. Teaching Chip Design with Open-Source Tools‏‎ (10 revisions)
  76. VACASK: a Verilog-A Circuit Analysis Kernel‏‎ (12 revisions)
  77. From filters to CMOS transistors - A library of analog schematics with automated sizing‏‎ (12 revisions)
  78. Hands-on with KLayout: Design rule checks and layout to netlist tools‏‎ (13 revisions)
  79. Inclusive Modeling with SysMD‏‎ (13 revisions)
  80. KLayout's deep verification base project‏‎ (13 revisions)
  81. Closing The Synthesis Gap — Is Open Source Logic Synthesis About To Beat The Industry?‏‎ (13 revisions)
  82. Horizon 2021 Coordination and Support Action (CSA) proposal‏‎ (14 revisions)
  83. SystemC AMS and upcoming free frameworks for the free design‏‎ (15 revisions)
  84. OpenRAM: An Open-Source Memory Compiler‏‎ (15 revisions)
  85. FOS standard cell generator from scratch‏‎ (18 revisions)
  86. FSiC2020‏‎ (18 revisions)
  87. Standard-cell characterization‏‎ (19 revisions)
  88. FSiC2024‏‎ (20 revisions)
  89. CMP add on services - Towards Foundry PDKs on Free CAD Tools‏‎ (23 revisions)
  90. High level system modelling, hands-on computer session‏‎ (23 revisions)
  91. 65nm CMOS Design-Flows on Free and Open-Source Tools : An Overview‏‎ (23 revisions)
  92. Development of FreePDK: An Open-Source Process Design Kit for Advanced Technology Nodes‏‎ (25 revisions)
  93. Guidelines for speakers‏‎ (27 revisions)
  94. FSiC2022 venue‏‎ (29 revisions)
  95. Main Page‏‎ (32 revisions)
  96. FSiC2023‏‎ (57 revisions)
  97. FSiC2022‏‎ (92 revisions)
  98. FSiC2019‏‎ (111 revisions)

View (previous 250 | next 250) (20 | 50 | 100 | 250 | 500)

Retrieved from "https://wiki.f-si.org/index.php?title=Special:FewestRevisions"