Pages with the fewest revisions

Showing below up to 50 results in range #51 to #100.

View (previous 50 | next 50) (20 | 50 | 100 | 250 | 500)

51. OpenEPDA: photonic PDKs with open standards‏‎ (3 revisions)
52. Title to be announced‏‎ (3 revisions)
53. The road to fully open hardware mobile computing‏‎ (3 revisions)
54. GnuCap: Progress and Opportunities‏‎ (3 revisions)
55. FOSS EKV3 Charge-based MOS Transistor Model: an Engineering and Educational Tool‏‎ (4 revisions)
56. Physical security for cryptographic implementations with open hardware‏‎ (4 revisions)
57. Open (and Closed) Source Analog Design with Hdl21 & VLSIR‏‎ (4 revisions)
58. It's nice to have a choice: using Haskell for circuit design‏‎ (4 revisions)
59. Recent Developments from YosysHQ‏‎ (4 revisions)
60. Placement algorithms for standard cells in Coriolis‏‎ (4 revisions)
61. Lesson learned from Retro-uC and the search for the ideal EDA flow for open source silicon‏‎ (4 revisions)
62. All you ever wanted to know about side-channel attacks and protections (and a forthcoming book)‏‎ (4 revisions)
63. Recommendations and roadmap for the development of open-source silicon in the EU‏‎ (4 revisions)
64. Toward multi-language open-source HDL simulation‏‎ (4 revisions)
65. Open Source for Sustainable and Long lasting Phones‏‎ (4 revisions)
66. Beyond tape-out: open the dark side‏‎ (4 revisions)
67. F-Si Statute‏‎ (4 revisions)
68. Free Silicon Foundation‏‎ (4 revisions)
69. High level Simulation‏‎ (4 revisions)
70. Main Page/Software‏‎ (4 revisions)
71. ACM2 – A design-oriented model for open-source tools‏‎ (4 revisions)
72. Verilog-AMS in Gnucap‏‎ (4 revisions)
73. Degate: The stakes and challenges of silicon reverse engineering‏‎ (4 revisions)
74. Welcome from the Free Silicon Foundation 2023‏‎ (4 revisions)
75. Go2async: A high-level synthesis tool for asynchronous circuits‏‎ (4 revisions)
76. Quaigh: open source test pattern generation‏‎ (4 revisions)
77. Liberty74: An Open-Source Verilog-to-PCB Flow‏‎ (5 revisions)
78. From Theory to Tape-Out: Chip Design Education with Edu4Chip‏‎ (5 revisions)
79. The long tail of semiconductors - Education, Tools and Artisanal ASICs‏‎ (5 revisions)
80. An opensource Wi-Fi chip, What, Why and How?‏‎ (5 revisions)
81. Moosic: Writing a Yosys Plugin for Design for Trust‏‎ (5 revisions)
82. Caravel Panamax: The Next Generation‏‎ (5 revisions)
83. White paper for the EC, January 2020‏‎ (5 revisions)
84. Digital placement algorithms in Coriolis‏‎ (5 revisions)
85. Circuit design with Open EDA tools: a case study‏‎ (5 revisions)
86. Whom do you trust?: Validating process parameters for open-source tools‏‎ (5 revisions)
87. Learning hardware design in the video game Minecraft‏‎ (5 revisions)
88. Open source Design Flow status and roadmap for IHP BiCMOS technology‏‎ (5 revisions)
89. A Yosys plugin for logic locking‏‎ (5 revisions)
90. The Raven chip: First-time silicon success with qflow and efabless‏‎ (5 revisions)
91. Towards digital sovereignty by open source (hardware)‏‎ (5 revisions)
92. Standard-cell recognition‏‎ (5 revisions)
93. Proof-of-concept for scalable analog blocks using the PDKMaster framework‏‎ (5 revisions)
94. FSiC2024 venue‏‎ (5 revisions)
95. F-Si Donations‏‎ (5 revisions)
96. CERN OHL v2 draft‏‎ (5 revisions)
97. Exploring open hardware solutions for ensuring the security of RISC-V processors‏‎ (5 revisions)
98. Welcome from LIP6‏‎ (5 revisions)
99. From the RISC-V spec to a low-tech SoC, passing by SpinalHDL, VexRiscv and OpenOCD‏‎ (5 revisions)
100. PDKMaster & co.: a framework for scalable and technology portable standard cell, IO and SRAM libraries‏‎ (5 revisions)

View (previous 50 | next 50) (20 | 50 | 100 | 250 | 500)