Pages without language links

Showing below up to 50 results in range #101 to #150.

View (previous 250 | next 250) (20 | 50 | 100 | 250 | 500)

101. Open (and Closed) Source Analog Design with Hdl21 & VLSIR
102. Open Source Parasitic Extraction
103. Open Source for Sustainable and Long lasting Phones
104. Open Source in Healthcare, an hardware approach: the echOpen project case
105. Open source Design Flow status and roadmap for IHP BiCMOS technology
106. PDKMaster & co.: a framework for scalable and technology portable standard cell, IO and SRAM libraries
107. Physical security for cryptographic implementations with open hardware
108. Placement algorithms for standard cells in Coriolis
109. Porting software to hardware using XLS and open source PDKs
110. Powered by Open EDA: Applying Apple's Chip-to-Product Design Methods to Satellites
111. Proof-of-concept for scalable analog blocks using the PDKMaster framework
112. PyOpus - a Python library for design automation
113. Recent Developments from YosysHQ
114. Recommendations and roadmap for the development of open-source silicon in the EU
115. Recommendations for the EC on how to reduce the environmental impact of the ICT sector
116. Revolutionize your chip design with GDSFactory and Open Source PDKs
117. Software-Defined Hardware: Digital Design in the 21st Century with Chisel
118. Standard-cell characterization
119. Standard-cell recognition
120. Standard-cell synthesis
121. Standard Cell Library report
122. Statute of the Free Silicon Foundation (I) ETS
123. Synthesis with ghdl
124. SystemC AMS and upcoming free frameworks for the free design
125. Teaching Chip Design with Open-Source Tools
126. TestPageX
127. The ACT EDA flow for asynchronous logic
128. The Alliance/Coriolis design flow
129. The EPFL Logic Synthesis Libraries: open-source tools for classical and emerging technologies
130. The Raven chip: First-time silicon success with qflow and efabless
131. The development of the NSXLIB standard cell scalable library
132. The importance of EU Academia in developing the chips of the future
133. The open-source and low-cost echo-stethoscope project
134. The road to fully open hardware mobile computing
135. TinyTapeout - what happened and next steps
136. Toward a collaborative environment for Open Hardware Design
137. Toward multi-language open-source HDL simulation
138. Towards digital sovereignty by open source (hardware)
139. Tutorial and FAQ on physical verification, DRC+LVS
140. VACASK: a Verilog-A Circuit Analysis Kernel
141. Verilog-AMS in Gnucap
142. Verilog-AMS in Gnucap (2024)
143. Verilog-A Circuit Analysis Kernel (VACASK)
144. Welcome from LIP6
145. Welcome from the Free Silicon Foundation 2023
146. White paper for the EC, January 2020
147. Whom do you trust?: Validating process parameters for open-source tools
148. Wiki/openic
149. Wishbone: a free SoC bus family
150. XSCHEM - circuit schematic editor for VLSI, ASIC, PCB design

View (previous 250 | next 250) (20 | 50 | 100 | 250 | 500)