Pages without language links

Showing below up to 49 results in range #101 to #149.

View (previous 100 | next 100) (20 | 50 | 100 | 250 | 500)

101. Open (and Closed) Source Analog Design with Hdl21 & VLSIR
102. Open Source Parasitic Extraction
103. Open Source for Sustainable and Long lasting Phones
104. Open Source in Healthcare, an hardware approach: the echOpen project case
105. Open source Design Flow status and roadmap for IHP BiCMOS technology
106. PDKMaster & co.: a framework for scalable and technology portable standard cell, IO and SRAM libraries
107. Physical security for cryptographic implementations with open hardware
108. Placement algorithms for standard cells in Coriolis
109. Porting software to hardware using XLS and open source PDKs
110. Powered by Open EDA: Applying Apple's Chip-to-Product Design Methods to Satellites
111. Proof-of-concept for scalable analog blocks using the PDKMaster framework
112. Recent Developments from YosysHQ
113. Recommendations and roadmap for the development of open-source silicon in the EU
114. Recommendations for the EC on how to reduce the environmental impact of the ICT sector
115. Revolutionize your chip design with GDSFactory and Open Source PDKs
116. Software-Defined Hardware: Digital Design in the 21st Century with Chisel
117. Standard-cell characterization
118. Standard-cell recognition
119. Standard-cell synthesis
120. Standard Cell Library report
121. Statute of the Free Silicon Foundation (I) ETS
122. Synthesis with ghdl
123. SystemC AMS and upcoming free frameworks for the free design
124. Teaching Chip Design with Open-Source Tools
125. TestPageX
126. The ACT EDA flow for asynchronous logic
127. The Alliance/Coriolis design flow
128. The EPFL Logic Synthesis Libraries: open-source tools for classical and emerging technologies
129. The Raven chip: First-time silicon success with qflow and efabless
130. The development of the NSXLIB standard cell scalable library
131. The importance of EU Academia in developing the chips of the future
132. The open-source and low-cost echo-stethoscope project
133. The road to fully open hardware mobile computing
134. TinyTapeout - what happened and next steps
135. Toward a collaborative environment for Open Hardware Design
136. Toward multi-language open-source HDL simulation
137. Towards digital sovereignty by open source (hardware)
138. Tutorial and FAQ on physical verification, DRC+LVS
139. VACASK: a Verilog-A Circuit Analysis Kernel
140. Verilog-AMS in Gnucap
141. Verilog-AMS in Gnucap (2024)
142. Verilog-A Circuit Analysis Kernel (VACASK)
143. Welcome from LIP6
144. Welcome from the Free Silicon Foundation 2023
145. White paper for the EC, January 2020
146. Whom do you trust?: Validating process parameters for open-source tools
147. Wiki/openic
148. Wishbone: a free SoC bus family
149. XSCHEM - circuit schematic editor for VLSI, ASIC, PCB design

View (previous 100 | next 100) (20 | 50 | 100 | 250 | 500)