Uncategorized pages

Jump to navigation Jump to search

Showing below up to 40 results in range #101 to #140.

View (previous 50 | next 50) (20 | 50 | 100 | 250 | 500)

  1. Porting software to hardware using XLS and open source PDKs
  2. Powered by Open EDA: Applying Apple's Chip-to-Product Design Methods to Satellites
  3. Proof-of-concept for scalable analog blocks using the PDKMaster framework
  4. Recent Developments from YosysHQ
  5. Recommendations and roadmap for the development of open-source silicon in the EU
  6. Recommendations for the EC on how to reduce the environmental impact of the ICT sector
  7. Revolutionize your chip design with GDSFactory and Open Source PDKs
  8. Software-Defined Hardware: Digital Design in the 21st Century with Chisel
  9. Standard-cell characterization
  10. Standard-cell recognition
  11. Standard-cell synthesis
  12. Standard Cell Library report
  13. Statute of the Free Silicon Foundation (I) ETS
  14. Synthesis with ghdl
  15. SystemC AMS and upcoming free frameworks for the free design
  16. Teaching Chip Design with Open-Source Tools
  17. TestPageX
  18. The ACT EDA flow for asynchronous logic
  19. The Alliance/Coriolis design flow
  20. The Raven chip: First-time silicon success with qflow and efabless
  21. The development of the NSXLIB standard cell scalable library
  22. The importance of EU Academia in developing the chips of the future
  23. The open-source and low-cost echo-stethoscope project
  24. The road to fully open hardware mobile computing
  25. TinyTapeout - what happened and next steps
  26. Toward a collaborative environment for Open Hardware Design
  27. Toward multi-language open-source HDL simulation
  28. Towards digital sovereignty by open source (hardware)
  29. Tutorial and FAQ on physical verification, DRC+LVS
  30. VACASK: a Verilog-A Circuit Analysis Kernel
  31. Verilog-AMS in Gnucap
  32. Verilog-AMS in Gnucap (2024)
  33. Verilog-A Circuit Analysis Kernel (VACASK)
  34. Welcome from LIP6
  35. Welcome from the Free Silicon Foundation 2023
  36. White paper for the EC, January 2020
  37. Whom do you trust?: Validating process parameters for open-source tools
  38. Wiki/openic
  39. Wishbone: a free SoC bus family
  40. XSCHEM - circuit schematic editor for VLSI, ASIC, PCB design

View (previous 50 | next 50) (20 | 50 | 100 | 250 | 500)