Uncategorized pages

Jump to navigation Jump to search

Showing below up to 41 results in range #101 to #141.

View (previous 250 | next 250) (20 | 50 | 100 | 250 | 500)

  1. Porting software to hardware using XLS and open source PDKs
  2. Powered by Open EDA: Applying Apple's Chip-to-Product Design Methods to Satellites
  3. Proof-of-concept for scalable analog blocks using the PDKMaster framework
  4. PyOpus - a Python library for design automation
  5. Recent Developments from YosysHQ
  6. Recommendations and roadmap for the development of open-source silicon in the EU
  7. Recommendations for the EC on how to reduce the environmental impact of the ICT sector
  8. Revolutionize your chip design with GDSFactory and Open Source PDKs
  9. Software-Defined Hardware: Digital Design in the 21st Century with Chisel
  10. Standard-cell characterization
  11. Standard-cell recognition
  12. Standard-cell synthesis
  13. Standard Cell Library report
  14. Statute of the Free Silicon Foundation (I) ETS
  15. Synthesis with ghdl
  16. SystemC AMS and upcoming free frameworks for the free design
  17. Teaching Chip Design with Open-Source Tools
  18. TestPageX
  19. The ACT EDA flow for asynchronous logic
  20. The Alliance/Coriolis design flow
  21. The Raven chip: First-time silicon success with qflow and efabless
  22. The development of the NSXLIB standard cell scalable library
  23. The importance of EU Academia in developing the chips of the future
  24. The open-source and low-cost echo-stethoscope project
  25. The road to fully open hardware mobile computing
  26. TinyTapeout - what happened and next steps
  27. Toward a collaborative environment for Open Hardware Design
  28. Toward multi-language open-source HDL simulation
  29. Towards digital sovereignty by open source (hardware)
  30. Tutorial and FAQ on physical verification, DRC+LVS
  31. VACASK: a Verilog-A Circuit Analysis Kernel
  32. Verilog-AMS in Gnucap
  33. Verilog-AMS in Gnucap (2024)
  34. Verilog-A Circuit Analysis Kernel (VACASK)
  35. Welcome from LIP6
  36. Welcome from the Free Silicon Foundation 2023
  37. White paper for the EC, January 2020
  38. Whom do you trust?: Validating process parameters for open-source tools
  39. Wiki/openic
  40. Wishbone: a free SoC bus family
  41. XSCHEM - circuit schematic editor for VLSI, ASIC, PCB design

View (previous 250 | next 250) (20 | 50 | 100 | 250 | 500)