Pages with the most revisions

Showing below up to 50 results in range #51 to #100.

View (previous 50 | next 50) (20 | 50 | 100 | 250 | 500)

51. GHDL and the economy of EDA FOSS‏‎ (6 revisions)
52. The importance of EU Academia in developing the chips of the future‏‎ (6 revisions)
53. F8‏‎ (6 revisions)
54. The Alliance/Coriolis design flow‏‎ (6 revisions)
55. ABSYNTH: Analog Design Automation - An approach to bring VLSI analog design to the hobbyists/non-professionals‏‎ (6 revisions)
56. Black-tie Python: Formal verification with Amaranth‏‎ (6 revisions)
57. GAUT - A Free and Open-Source High-Level Synthesis tool‏‎ (6 revisions)
58. Digital placement algorithms in Coriolis‏‎ (5 revisions)
59. Whom do you trust?: Validating process parameters for open-source tools‏‎ (5 revisions)
60. Standard-cell recognition‏‎ (5 revisions)
61. Towards digital sovereignty by open source (hardware)‏‎ (5 revisions)
62. Tutorial and FAQ on physical verification, DRC+LVS‏‎ (5 revisions)
63. Proof-of-concept for scalable analog blocks using the PDKMaster framework‏‎ (5 revisions)
64. F-Si Donations‏‎ (5 revisions)
65. OpenROAD‏‎ (5 revisions)
66. Exploring open hardware solutions for ensuring the security of RISC-V processors‏‎ (5 revisions)
67. From the RISC-V spec to a low-tech SoC, passing by SpinalHDL, VexRiscv and OpenOCD‏‎ (5 revisions)
68. PDKMaster & co.: a framework for scalable and technology portable standard cell, IO and SRAM libraries‏‎ (5 revisions)
69. White paper for the EC, January 2020‏‎ (5 revisions)
70. Welcome from LIP6‏‎ (5 revisions)
71. Open source Design Flow status and roadmap for IHP BiCMOS technology‏‎ (5 revisions)
72. The Raven chip: First-time silicon success with qflow and efabless‏‎ (5 revisions)
73. Learning hardware design in the video game Minecraft‏‎ (5 revisions)
74. A Yosys plugin for logic locking‏‎ (5 revisions)
75. CERN OHL v2 draft‏‎ (5 revisions)
76. Learning from GF180 PDK: Best practices for implementing and optimizing KLayout DRC and LVS decks‏‎ (5 revisions)
77. FSiC2024 venue‏‎ (4 revisions)
78. All you ever wanted to know about side-channel attacks and protections (and a forthcoming book)‏‎ (4 revisions)
79. Placement algorithms for standard cells in Coriolis‏‎ (4 revisions)
80. High level Simulation‏‎ (4 revisions)
81. Lesson learned from Retro-uC and the search for the ideal EDA flow for open source silicon‏‎ (4 revisions)
82. Open Source for Sustainable and Long lasting Phones‏‎ (4 revisions)
83. Main Page/Software‏‎ (4 revisions)
84. Physical security for cryptographic implementations with open hardware‏‎ (4 revisions)
85. Open (and Closed) Source Analog Design with Hdl21 & VLSIR‏‎ (4 revisions)
86. Go2async: A high-level synthesis tool for asynchronous circuits‏‎ (4 revisions)
87. Welcome from the Free Silicon Foundation 2023‏‎ (4 revisions)
88. Verilog-AMS in Gnucap‏‎ (4 revisions)
89. Recommendations and roadmap for the development of open-source silicon in the EU‏‎ (4 revisions)
90. Recent Developments from YosysHQ‏‎ (4 revisions)
91. Toward multi-language open-source HDL simulation‏‎ (4 revisions)
92. Porting software to hardware using XLS and open source PDKs‏‎ (3 revisions)
93. Recommendations for the EC on how to reduce the environmental impact of the ICT sector‏‎ (3 revisions)
94. Free Silicon Foundation‏‎ (3 revisions)
95. The road to fully open hardware mobile computing‏‎ (3 revisions)
96. CMOS functional abstraction‏‎ (3 revisions)
97. How to foster GreenIT through open hardware?‏‎ (3 revisions)
98. How many designs can you fit on a single die‏‎ (3 revisions)
99. OpenEPDA: photonic PDKs with open standards‏‎ (3 revisions)
100. LibrEDA‏‎ (3 revisions)

View (previous 50 | next 50) (20 | 50 | 100 | 250 | 500)