Long pages
Jump to navigation
Jump to search
Showing below up to 20 results in range #61 to #80.
View (previous 20 | next 20) (20 | 50 | 100 | 250 | 500)
- (hist) Mixing software abstractions for high-level FPGA programming [1,540 bytes]
- (hist) The EPFL Logic Synthesis Libraries: open-source tools for classical and emerging technologies [1,536 bytes]
- (hist) Recent Developments from YosysHQ [1,505 bytes]
- (hist) Black-tie Python: Formal verification with Amaranth [1,472 bytes]
- (hist) Software-Defined Hardware: Digital Design in the 21st Century with Chisel [1,463 bytes]
- (hist) Go2async: A high-level synthesis tool for asynchronous circuits [1,456 bytes]
- (hist) CACE: Defining an open-source analog and mixed-signal design flow [1,451 bytes]
- (hist) Closing The Synthesis Gap — Is Open Source Logic Synthesis About To Beat The Industry? [1,447 bytes]
- (hist) Naja: an open source framework for EDA post synthesis flow development [1,445 bytes]
- (hist) PDKMaster & co.: a framework for scalable and technology portable standard cell, IO and SRAM libraries [1,440 bytes]
- (hist) KLayout's deep verification base project [1,423 bytes]
- (hist) Exploring open hardware solutions for ensuring the security of RISC-V processors [1,405 bytes]
- (hist) Open Source for Sustainable and Long lasting Phones [1,401 bytes]
- (hist) Caravel Panamax: The Next Generation [1,400 bytes]
- (hist) From CMOS transistors to filters - A library of analog schematics with automated sizing [1,381 bytes]
- (hist) Revolutionize your chip design with GDSFactory and Open Source PDKs [1,371 bytes]
- (hist) All you ever wanted to know about side-channel attacks and protections (and a forthcoming book) [1,365 bytes]
- (hist) Whom do you trust?: Validating process parameters for open-source tools [1,363 bytes]
- (hist) Porting software to hardware using XLS and open source PDKs [1,321 bytes]
- (hist) Powered by Open EDA: Applying Apple's Chip-to-Product Design Methods to Satellites [1,271 bytes]