Dead-end pages

The following pages do not link to other pages in F-Si wiki.

Showing below up to 48 results in range #21 to #68.

View (previous 50 | next 50) (20 | 50 | 100 | 250 | 500)

21. E-Waste Reverse Engineering Toolkit (RET)
22. F-Si Donations
23. F-Si Statute
24. FSiC2019 reimbursement
25. FSiC2019 venue
26. FSiC2020
27. FSiC2021
28. FSiC2022 venue
29. FSiC2023 venue
30. FSiC2024 venue
31. From CMOS transistors to filters - A library of analog schematics with automated sizing
32. From Theory to Tape-Out: Chip Design Education with Edu4Chip
33. GAUT
34. Guidelines for speakers
35. Horizon 2021 Coordination and Support Action (CSA) proposal
36. How to foster GreenIT through open hardware?
37. LIP6 Welcome
38. Learning hardware design in the video game Minecraft
39. Libre Silicon Compiler
40. Matthias:UnsortedThroughsOnFOSSForEDA
41. Model-Driven Performance Evaluation and Formal Verification for Multi-level Embedded System Design
42. Moving toward VexiiRiscv
43. Need for a free alternative to OpenAccess (by Matthias)
44. Open-source electronic design automation for agile network defense at OVHcloud
45. OpenROAD
46. Open (and Closed) Source Analog Design with Hdl21 & VLSIR
47. Open Source for Sustainable and Long lasting Phones
48. Open Source in Healthcare, an hardware approach: the echOpen project case
49. Open source Design Flow status and roadmap for IHP BiCMOS technology
50. PDKMaster & co.: a framework for scalable and technology portable standard cell, IO and SRAM libraries
51. Powered by Open EDA: Applying Apple's Chip-to-Product Design Methods to Satellites
52. Proof-of-concept for scalable analog blocks using the PDKMaster framework
53. Recommendations and roadmap for the development of open-source silicon in the EU
54. Recommendations for the EC on how to reduce the environmental impact of the ICT sector
55. Revolutionize your chip design with GDSFactory and Open Source PDKs
56. Statute of the Free Silicon Foundation (I) ETS
57. The ACT EDA flow for asynchronous logic
58. The EPFL Logic Synthesis Libraries: open-source tools for classical and emerging technologies
59. The development of the NSXLIB standard cell scalable library
60. The open-source and low-cost echo-stethoscope project
61. Toward a collaborative environment for Open Hardware Design
62. VACASK: a Verilog-A Circuit Analysis Kernel
63. Verilog-AMS in Gnucap
64. Verilog-AMS in Gnucap (2024)
65. Verilog-A Circuit Analysis Kernel (VACASK)
66. White paper for the EC, January 2020
67. Wiki/openic
68. XSCHEM - circuit schematic editor for VLSI, ASIC, PCB design

View (previous 50 | next 50) (20 | 50 | 100 | 250 | 500)