Pages with the fewest revisions

Showing below up to 50 results in range #21 to #70.

View (previous 50 | next 50) (20 | 50 | 100 | 250 | 500)

21. Converting 45nm transistor netlists to open standards‏‎ (2 revisions)
22. Open Source in Healthcare, an hardware approach: the echOpen project case‏‎ (2 revisions)
23. Degate: The stakes and challenges of silicon reverse engineering‏‎ (2 revisions)
24. Analyzing open-source chip design ecosystem from an environmental sustainability perspective‏‎ (2 revisions)
25. Verilog-AMS in Gnucap (2024)‏‎ (2 revisions)
26. FSiC2019 reimbursement‏‎ (2 revisions)
27. Synthesis with ghdl‏‎ (2 revisions)
28. Standard Cell Library report‏‎ (2 revisions)
29. A progressive introduction to memory bus interconnect API in Software-Defined Hardware‏‎ (2 revisions)
30. Gdsfactory‏‎ (2 revisions)
31. Coriolis a RTL to GDSII FOSS Design Flow‏‎ (2 revisions)
32. From CMOS transistors to filters - A library of analog schematics with automated sizing‏‎ (2 revisions)
33. TestPageX‏‎ (2 revisions)
34. Model-Driven Performance Evaluation and Formal Verification for Multi-level Embedded System Design‏‎ (2 revisions)
35. Wishbone: a free SoC bus family‏‎ (2 revisions)
36. KiCad‏‎ (2 revisions)
37. Ngspice - an open source mixed signal circuit simulator‏‎ (3 revisions)
38. ASICone. Goals, timeline, participants and tools‏‎ (3 revisions)
39. Composing an out-of-order CPU using software technics‏‎ (3 revisions)
40. Naja: an open source framework for EDA post synthesis flow development‏‎ (3 revisions)
41. GnuCap: Progress and Opportunities‏‎ (3 revisions)
42. XSCHEM - circuit schematic editor for VLSI, ASIC, PCB design‏‎ (3 revisions)
43. An overview of libre silicon and OSHW related efforts within NGI and NLnet‏‎ (3 revisions)
44. OpenSource PDK - A key enabler to unlock the potential of an open source design flow‏‎ (3 revisions)
45. Free Silicon Foundation‏‎ (3 revisions)
46. Powered by Open EDA: Applying Apple's Chip-to-Product Design Methods to Satellites‏‎ (3 revisions)
47. The road to fully open hardware mobile computing‏‎ (3 revisions)
48. Porting software to hardware using XLS and open source PDKs‏‎ (3 revisions)
49. How to foster GreenIT through open hardware?‏‎ (3 revisions)
50. CMOS functional abstraction‏‎ (3 revisions)
51. Open-source electronic design automation for agile network defense at OVHcloud‏‎ (3 revisions)
52. F-Si Statute‏‎ (3 revisions)
53. LibrEDA‏‎ (3 revisions)
54. Recommendations for the EC on how to reduce the environmental impact of the ICT sector‏‎ (3 revisions)
55. How many designs can you fit on a single die‏‎ (3 revisions)
56. OpenEPDA: photonic PDKs with open standards‏‎ (3 revisions)
57. Open (and Closed) Source Analog Design with Hdl21 & VLSIR‏‎ (4 revisions)
58. Welcome from the Free Silicon Foundation 2023‏‎ (4 revisions)
59. Physical security for cryptographic implementations with open hardware‏‎ (4 revisions)
60. Toward multi-language open-source HDL simulation‏‎ (4 revisions)
61. Verilog-AMS in Gnucap‏‎ (4 revisions)
62. Go2async: A high-level synthesis tool for asynchronous circuits‏‎ (4 revisions)
63. Recommendations and roadmap for the development of open-source silicon in the EU‏‎ (4 revisions)
64. Placement algorithms for standard cells in Coriolis‏‎ (4 revisions)
65. Recent Developments from YosysHQ‏‎ (4 revisions)
66. Moving toward VexiiRiscv‏‎ (4 revisions)
67. All you ever wanted to know about side-channel attacks and protections (and a forthcoming book)‏‎ (4 revisions)
68. FSiC2024 venue‏‎ (4 revisions)
69. Lesson learned from Retro-uC and the search for the ideal EDA flow for open source silicon‏‎ (4 revisions)
70. Main Page/Software‏‎ (4 revisions)

View (previous 50 | next 50) (20 | 50 | 100 | 250 | 500)