Pages with the most revisions
Jump to navigation
Jump to search
Showing below up to 20 results in range #11 to #30.
View (previous 20 | next 20) (20 | 50 | 100 | 250 | 500)
- 65nm CMOS Design-Flows on Free and Open-Source Tools : An Overview (23 revisions)
- Standard-cell characterization (19 revisions)
- FSiC2020 (18 revisions)
- FOS standard cell generator from scratch (18 revisions)
- SystemC AMS and upcoming free frameworks for the free design (15 revisions)
- OpenRAM: An Open-Source Memory Compiler (15 revisions)
- Horizon 2021 Coordination and Support Action (CSA) proposal (14 revisions)
- KLayout's deep verification base project (13 revisions)
- Closing The Synthesis Gap — Is Open Source Logic Synthesis About To Beat The Industry? (13 revisions)
- Hands-on with KLayout: Design rule checks and layout to netlist tools (13 revisions)
- Inclusive Modeling with SysMD (13 revisions)
- From filters to CMOS transistors - A library of analog schematics with automated sizing (12 revisions)
- VACASK: a Verilog-A Circuit Analysis Kernel (12 revisions)
- Industry-Grade SystemVerilog IPs And The Open Flow: How We Synthesized Iguana (10 revisions)
- Mixing software abstractions for high-level FPGA programming (10 revisions)
- FSiC2019 venue (10 revisions)
- Teaching Chip Design with Open-Source Tools (10 revisions)
- Software-Defined Hardware: Digital Design in the 21st Century with Chisel (9 revisions)
- Open Source Parasitic Extraction (9 revisions)
- LibreCell (9 revisions)