Dead-end pages

The following pages do not link to other pages in F-Si wiki.

Showing below up to 28 results in range #41 to #68.

View (previous 250 | next 250) (20 | 50 | 100 | 250 | 500)

41. Moving toward VexiiRiscv
42. Need for a free alternative to OpenAccess (by Matthias)
43. Open-source electronic design automation for agile network defense at OVHcloud
44. OpenROAD
45. Open (and Closed) Source Analog Design with Hdl21 & VLSIR
46. Open Source for Sustainable and Long lasting Phones
47. Open Source in Healthcare, an hardware approach: the echOpen project case
48. Open source Design Flow status and roadmap for IHP BiCMOS technology
49. PDKMaster & co.: a framework for scalable and technology portable standard cell, IO and SRAM libraries
50. Powered by Open EDA: Applying Apple's Chip-to-Product Design Methods to Satellites
51. Proof-of-concept for scalable analog blocks using the PDKMaster framework
52. PyOpus - a Python library for design automation
53. Recommendations and roadmap for the development of open-source silicon in the EU
54. Recommendations for the EC on how to reduce the environmental impact of the ICT sector
55. Revolutionize your chip design with GDSFactory and Open Source PDKs
56. Statute of the Free Silicon Foundation (I) ETS
57. The ACT EDA flow for asynchronous logic
58. The EPFL Logic Synthesis Libraries: open-source tools for classical and emerging technologies
59. The development of the NSXLIB standard cell scalable library
60. The open-source and low-cost echo-stethoscope project
61. Toward a collaborative environment for Open Hardware Design
62. VACASK: a Verilog-A Circuit Analysis Kernel
63. Verilog-AMS in Gnucap
64. Verilog-AMS in Gnucap (2024)
65. Verilog-A Circuit Analysis Kernel (VACASK)
66. White paper for the EC, January 2020
67. Wiki/openic
68. XSCHEM - circuit schematic editor for VLSI, ASIC, PCB design

View (previous 250 | next 250) (20 | 50 | 100 | 250 | 500)