Short pages

Showing below up to 20 results in range #41 to #60.

View (previous 20 | next 20) (20 | 50 | 100 | 250 | 500)

41. (hist) ‎CMOS functional abstraction ‎[811 bytes]
42. (hist) ‎LibrEDA - digital place-and-route framework from scratch ‎[819 bytes]
43. (hist) ‎FSiC2021 ‎[825 bytes]
44. (hist) ‎OpenROAD ‎[826 bytes]
45. (hist) ‎LibreCell ‎[831 bytes]
46. (hist) ‎Wishbone: a free SoC bus family ‎[840 bytes]
47. (hist) ‎Design of a 1.2MS/s Charge-Redistribution Non-Binary SAR-ADC Utilizing the SKY130 Open-Source Technology ‎[840 bytes]
48. (hist) ‎Open (and Closed) Source Analog Design with Hdl21 & VLSIR ‎[847 bytes]
49. (hist) ‎Learning hardware design in the video game Minecraft ‎[873 bytes]
50. (hist) ‎A Yosys plugin for logic locking ‎[901 bytes]
51. (hist) ‎Wiki/openic ‎[902 bytes]
52. (hist) ‎CERN OHL v2 draft ‎[954 bytes]
53. (hist) ‎GAUT - A Free and Open-Source High-Level Synthesis tool ‎[959 bytes]
54. (hist) ‎TinyTapeout - what happened and next steps ‎[967 bytes]
55. (hist) ‎A progressive introduction to memory bus interconnect API in Software-Defined Hardware ‎[971 bytes]
56. (hist) ‎The road to fully open hardware mobile computing ‎[1,005 bytes]
57. (hist) ‎Mixed-signal system modelling and simulation ‎[1,030 bytes]
58. (hist) ‎Moving toward VexiiRiscv ‎[1,123 bytes]
59. (hist) ‎How many designs can you fit on a single die ‎[1,148 bytes]
60. (hist) ‎Lesson learned from Retro-uC and the search for the ideal EDA flow for open source silicon ‎[1,166 bytes]

View (previous 20 | next 20) (20 | 50 | 100 | 250 | 500)