Long pages

Showing below up to 20 results in range #41 to #60.

View (previous 20 | next 20) (20 | 50 | 100 | 250 | 500)

41. (hist) ‎Model-Driven Performance Evaluation and Formal Verification for Multi-level Embedded System Design ‎[2,058 bytes]
42. (hist) ‎Development of FreePDK: An Open-Source Process Design Kit for Advanced Technology Nodes ‎[2,043 bytes]
43. (hist) ‎Verilog-A Circuit Analysis Kernel (VACASK) ‎[2,000 bytes]
44. (hist) ‎FSiC2019 venue ‎[1,982 bytes]
45. (hist) ‎Industry-Grade SystemVerilog IPs And The Open Flow: How We Synthesized Iguana ‎[1,950 bytes]
46. (hist) ‎Environmental impacts of electronics and the role of open source hardware ‎[1,879 bytes]
47. (hist) ‎E-Waste Reverse Engineering Toolkit (RET) ‎[1,844 bytes]
48. (hist) ‎65nm CMOS Design-Flows on Free and Open-Source Tools : An Overview ‎[1,835 bytes]
49. (hist) ‎The Raven chip: First-time silicon success with qflow and efabless ‎[1,824 bytes]
50. (hist) ‎Open source Design Flow status and roadmap for IHP BiCMOS technology ‎[1,823 bytes]
51. (hist) ‎Converting 45nm transistor netlists to open standards ‎[1,798 bytes]
52. (hist) ‎OpenRAM: An Open-Source Memory Compiler ‎[1,792 bytes]
53. (hist) ‎Toward a collaborative environment for Open Hardware Design ‎[1,735 bytes]
54. (hist) ‎Tutorial and FAQ on physical verification, DRC+LVS ‎[1,728 bytes]
55. (hist) ‎OpenEPDA: photonic PDKs with open standards ‎[1,720 bytes]
56. (hist) ‎Teaching Chip Design with Open-Source Tools ‎[1,610 bytes]
57. (hist) ‎TestPageX ‎[1,585 bytes]
58. (hist) ‎Standard-cell recognition ‎[1,543 bytes]
59. (hist) ‎Mixing software abstractions for high-level FPGA programming ‎[1,540 bytes]
60. (hist) ‎The EPFL Logic Synthesis Libraries: open-source tools for classical and emerging technologies ‎[1,536 bytes]

View (previous 20 | next 20) (20 | 50 | 100 | 250 | 500)