Dead-end pages
Jump to navigation
Jump to search
The following pages do not link to other pages in F-Si wiki.
Showing below up to 18 results in range #51 to #68.
View (previous 50 | next 50) (20 | 50 | 100 | 250 | 500)
- Powered by Open EDA: Applying Apple's Chip-to-Product Design Methods to Satellites
- Proof-of-concept for scalable analog blocks using the PDKMaster framework
- Recommendations and roadmap for the development of open-source silicon in the EU
- Recommendations for the EC on how to reduce the environmental impact of the ICT sector
- Revolutionize your chip design with GDSFactory and Open Source PDKs
- Statute of the Free Silicon Foundation (I) ETS
- The ACT EDA flow for asynchronous logic
- The EPFL Logic Synthesis Libraries: open-source tools for classical and emerging technologies
- The development of the NSXLIB standard cell scalable library
- The open-source and low-cost echo-stethoscope project
- Toward a collaborative environment for Open Hardware Design
- VACASK: a Verilog-A Circuit Analysis Kernel
- Verilog-AMS in Gnucap
- Verilog-AMS in Gnucap (2024)
- Verilog-A Circuit Analysis Kernel (VACASK)
- White paper for the EC, January 2020
- Wiki/openic
- XSCHEM - circuit schematic editor for VLSI, ASIC, PCB design