Dead-end pages

The following pages do not link to other pages in F-Si wiki.

Showing below up to 20 results in range #41 to #60.

View (previous 20 | next 20) (20 | 50 | 100 | 250 | 500)

41. Model-Driven Performance Evaluation and Formal Verification for Multi-level Embedded System Design
42. Moving toward VexiiRiscv
43. Need for a free alternative to OpenAccess (by Matthias)
44. Open-source electronic design automation for agile network defense at OVHcloud
45. OpenROAD
46. Open (and Closed) Source Analog Design with Hdl21 & VLSIR
47. Open Source for Sustainable and Long lasting Phones
48. Open Source in Healthcare, an hardware approach: the echOpen project case
49. Open source Design Flow status and roadmap for IHP BiCMOS technology
50. PDKMaster & co.: a framework for scalable and technology portable standard cell, IO and SRAM libraries
51. Powered by Open EDA: Applying Apple's Chip-to-Product Design Methods to Satellites
52. Proof-of-concept for scalable analog blocks using the PDKMaster framework
53. Recommendations and roadmap for the development of open-source silicon in the EU
54. Recommendations for the EC on how to reduce the environmental impact of the ICT sector
55. Revolutionize your chip design with GDSFactory and Open Source PDKs
56. Statute of the Free Silicon Foundation (I) ETS
57. The ACT EDA flow for asynchronous logic
58. The EPFL Logic Synthesis Libraries: open-source tools for classical and emerging technologies
59. The development of the NSXLIB standard cell scalable library
60. The open-source and low-cost echo-stethoscope project

View (previous 20 | next 20) (20 | 50 | 100 | 250 | 500)