Difference between revisions of "LibreCell"
Jump to navigation
Jump to search
| Line 11: | Line 11: | ||
}} | }} | ||
LibreCell is a toolbox for automated CMOS [[Standard-cell synthesis|standard-cell synthesis]]. It's mainly focused on automated layout generation and [[Standard-cell characterization|timing characterization]]. The goal of the project is to generate a full standard-cell library based on abstract descriptions of the cells (e.g. netlists) and design rules of the target technology. | LibreCell is a toolbox for automated CMOS [[Standard-cell synthesis|standard-cell synthesis]]. It's mainly focused on automated layout generation ([https://codeberg.org/librecell/lclayout lclayout]) and [[Standard-cell characterization|timing characterization]] ([https://codeberg.org/librecell/lctime lctime]). The goal of the project is to generate a full standard-cell library based on abstract descriptions of the cells (e.g. netlists) and design rules of the target technology. | ||
Latest revision as of 00:34, 16 December 2022
| Original author(s) | Thomas Kramer |
|---|---|
| Repository | https://codeberg.org/librecell |
| Written in | Python |
| Operating system | Linux |
| Type | Electronic Design Automation (EDA) |
| License | AGPLv3 / CERN OHL-S v2 |
| Website | https://codeberg.org/librecell |
LibreCell is a toolbox for automated CMOS standard-cell synthesis. It's mainly focused on automated layout generation (lclayout) and timing characterization (lctime). The goal of the project is to generate a full standard-cell library based on abstract descriptions of the cells (e.g. netlists) and design rules of the target technology.