Difference between revisions of "LibreCell"

From F-Si wiki
Jump to navigation Jump to search
m (Link to OHL page.)
 
(6 intermediate revisions by the same user not shown)
Line 3: Line 3:
| name = LibreCell
| name = LibreCell
| author = Thomas Kramer
| author = Thomas Kramer
| repo = https://codeberg.org/tok/librecell
| repo = https://codeberg.org/librecell
| programming language = Python
| programming language = Python
| operating system = Linux
| operating system = Linux
| genre = Electronic Design Automation (EDA)
| genre = Electronic Design Automation (EDA)
| license = AGPLv3 / [[CERN Open Hardware License (OHL)|CERN OHL-S v2]]
| license = AGPLv3 / [https://en.wikipedia.org/wiki/CERN_Open_Hardware_Licence CERN OHL-S v2]
| website = https://codeberg.org/tok/librecell
| website = https://codeberg.org/librecell
}}
}}
LibreCell is a toolbox for automated CMOS [[Standard-cell synthesis|standard-cell synthesis]]. It's mainly focused on automated layout generation ([https://codeberg.org/librecell/lclayout lclayout]) and [[Standard-cell characterization|timing characterization]] ([https://codeberg.org/librecell/lctime lctime]). The goal of the project is to generate a full standard-cell library based on abstract descriptions of the cells (e.g. netlists) and design rules of the target technology.

Latest revision as of 00:34, 16 December 2022

LibreCell
Original author(s)Thomas Kramer
Repositoryhttps://codeberg.org/librecell
Written inPython
Operating systemLinux
TypeElectronic Design Automation (EDA)
LicenseAGPLv3 / CERN OHL-S v2
Websitehttps://codeberg.org/librecell

LibreCell is a toolbox for automated CMOS standard-cell synthesis. It's mainly focused on automated layout generation (lclayout) and timing characterization (lctime). The goal of the project is to generate a full standard-cell library based on abstract descriptions of the cells (e.g. netlists) and design rules of the target technology.