User contributions
(newest | oldest) View (newer 50 | older 50) (20 | 50 | 100 | 250 | 500)
- 15:34, 5 December 2019 (diff | hist) . . (0) . . m F-Si Statute (Protected "F-Si Statute" ([Edit=Allow only administrators] (indefinite) [Move=Allow only administrators] (indefinite))) (current)
- 23:06, 11 November 2019 (diff | hist) . . (-74) . . The Raven chip: First-time silicon success with qflow and efabless (→Software) (current)
- 16:11, 16 July 2019 (diff | hist) . . (+4) . . Hands-on with KLayout: Design rule checks and layout to netlist tools (current)
- 16:10, 16 July 2019 (diff | hist) . . (+93) . . Hands-on with KLayout: Design rule checks and layout to netlist tools (→Slides)
- 16:10, 16 July 2019 (diff | hist) . . (-38) . . The Alliance/Coriolis design flow (→Roadmap) (current)
- 16:09, 16 July 2019 (diff | hist) . . (-898) . . The Alliance/Coriolis design flow
- 16:08, 16 July 2019 (diff | hist) . . (-2) . . ABSYNTH: Analog Design Automation - An approach to bring VLSI analog design to the hobbyists/non-professionals (current)
- 16:07, 16 July 2019 (diff | hist) . . (+72) . . ABSYNTH: Analog Design Automation - An approach to bring VLSI analog design to the hobbyists/non-professionals
- 16:06, 16 July 2019 (diff | hist) . . (-31) . . From filters to CMOS transistors - A library of analog schematics with automated sizing (→References) (current)
- 16:06, 16 July 2019 (diff | hist) . . (+100) . . From filters to CMOS transistors - A library of analog schematics with automated sizing
- 16:05, 16 July 2019 (diff | hist) . . (+92) . . High level system modelling, hands-on computer session (→Slides) (current)
- 16:04, 16 July 2019 (diff | hist) . . (-11) . . Toward a collaborative environment for Open Hardware Design (current)
- 16:03, 16 July 2019 (diff | hist) . . (-16) . . Toward a collaborative environment for Open Hardware Design (→References)
- 16:03, 16 July 2019 (diff | hist) . . (-17) . . Toward a collaborative environment for Open Hardware Design (→Slides)
- 16:02, 16 July 2019 (diff | hist) . . (+78) . . CERN OHL v2 draft (current)
- 16:01, 16 July 2019 (diff | hist) . . (+90) . . CERN OHL v2 draft (→Slides)
- 16:00, 16 July 2019 (diff | hist) . . (+74) . . FSiC2019 (→Back-end flow and algorithms) (current)
- 15:59, 16 July 2019 (diff | hist) . . (+36) . . The Raven chip: First-time silicon success with qflow and efabless (→Slides)
- 15:58, 16 July 2019 (diff | hist) . . (-15) . . Open Source Parasitic Extraction (current)
- 15:57, 16 July 2019 (diff | hist) . . (+33) . . CMOS functional abstraction (current)
- 15:57, 16 July 2019 (diff | hist) . . (+139) . . CMOS functional abstraction
- 15:55, 16 July 2019 (diff | hist) . . (+163) . . KLayout's deep verification base project (→Abstract) (current)
- 15:53, 16 July 2019 (diff | hist) . . (+97) . . KLayout's deep verification base project
- 15:52, 16 July 2019 (diff | hist) . . (0) . . Placement algorithms for standard cells in Coriolis (current)
- 15:52, 16 July 2019 (diff | hist) . . (+111) . . Placement algorithms for standard cells in Coriolis
- 15:51, 16 July 2019 (diff | hist) . . (-31) . . FOS standard cell generator from scratch (current)
- 15:50, 16 July 2019 (diff | hist) . . (+102) . . FOS standard cell generator from scratch
- 15:48, 16 July 2019 (diff | hist) . . (-67) . . OpenRAM: An Open-Source Memory Compiler (→General information) (current)
- 15:48, 16 July 2019 (diff | hist) . . (+82) . . OpenRAM: An Open-Source Memory Compiler
- 15:47, 16 July 2019 (diff | hist) . . (+74) . . FSiC2019 (→Foundries, PDKs and cell libraries)
- 15:46, 16 July 2019 (diff | hist) . . (+1) . . The development of the NSXLIB standard cell scalable library (current)
- 15:46, 16 July 2019 (diff | hist) . . (+99) . . The development of the NSXLIB standard cell scalable library
- 15:45, 16 July 2019 (diff | hist) . . (+111) . . Converting 45nm transistor netlists to open standards (current)
- 15:44, 16 July 2019 (diff | hist) . . (+100) . . Development of FreePDK: An Open-Source Process Design Kit for Advanced Technology Nodes (current)
- 15:43, 16 July 2019 (diff | hist) . . (-3) . . CMP add on services - Towards Foundry PDKs on Free CAD Tools (current)
- 15:43, 16 July 2019 (diff | hist) . . (-31) . . CMP add on services - Towards Foundry PDKs on Free CAD Tools
- 15:43, 16 July 2019 (diff | hist) . . (+262) . . CMP add on services - Towards Foundry PDKs on Free CAD Tools
- 15:40, 16 July 2019 (diff | hist) . . (+126) . . Lesson learned from Retro-uC and the search for the ideal EDA flow for open source silicon (current)
- 15:39, 16 July 2019 (diff | hist) . . (+137) . . ASICone. Goals, timeline, participants and tools (current)
- 15:37, 16 July 2019 (diff | hist) . . (+156) . . Open Source in Healthcare, an hardware approach: the echOpen project case (current)
- 15:36, 16 July 2019 (diff | hist) . . (+91) . . GnuCap: Progress and Opportunities (current)
- 15:35, 16 July 2019 (diff | hist) . . (+93) . . Gnu Circuit Analysis Package (GnuCap) (current)
- 15:34, 16 July 2019 (diff | hist) . . (0) . . Ngspice - an open source mixed signal circuit simulator (→Downloads) (current)
- 15:34, 16 July 2019 (diff | hist) . . (0) . . N File:Ngspice FSiC2019.pdf (current)
- 15:31, 16 July 2019 (diff | hist) . . (-28) . . Ngspice - an open source mixed signal circuit simulator
- 15:30, 16 July 2019 (diff | hist) . . (-36) . . Mixed-signal system modelling and simulation (→Downloads) (current)
- 15:29, 16 July 2019 (diff | hist) . . (+109) . . Mixed-signal system modelling and simulation
- 15:28, 16 July 2019 (diff | hist) . . (+7) . . SystemC AMS and upcoming free frameworks for the free design (→Downloads) (current)
- 15:28, 16 July 2019 (diff | hist) . . (+66) . . SystemC AMS and upcoming free frameworks for the free design
- 15:25, 16 July 2019 (diff | hist) . . (0) . . N File:LiteX FSiC2019.pdf (current)
(newest | oldest) View (newer 50 | older 50) (20 | 50 | 100 | 250 | 500)
