Toward multi-language open-source HDL simulation

From F-Si wiki
Revision as of 21:15, 28 July 2023 by Admin (talk | contribs) (→‎Downloads)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to navigation Jump to search
  • Speaker(s): Tristan Gingold
  • email: Tristan Gingold

Downloads

Abstract

GHDL was first a compiled VHDL simulator. It was later extended to support synthesis, either standalone and generating a simple vhdl or verilog netlist), or as a plugin for yosys. Recently a limited support of verilog has been added in order to improve the support of mixed-language design synthesis. The rules to mix designs are discussed in this presentation.

Software

General information

Roadmap

  • The project seeks help on: AMS