Difference between revisions of "Software-Defined Hardware: Digital Design in the 21st Century with Chisel"
Line 4: | Line 4: | ||
==Downloads== | ==Downloads== | ||
* [[File:Chisel-30min.pdf|Slides]] | * [[:File:Chisel-30min.pdf|Slides]] | ||
* [https://peertube.f-si.org/videos/watch/d649331f-2dd5-4e7b-8ad0-c42333725de9 Video recording] | |||
==Abstract== | ==Abstract== |
Latest revision as of 22:13, 28 July 2023
- Speaker(s): Martin Schoeberl Martin Schoeberl
- email: masca@dtu.dk
- other information: http://www2.imm.dtu.dk/~masca/
Downloads
Abstract
To develop future more complex digital circuits in less time, we need a better hardware description language than VHDL or Verilog. Chisel is a hardware construction language intended to speed up the development of digital hardware and hardware generators.
Chisel is a hardware construction language implemented as a domain-specific language in Scala. Therefore, the full power of a modern programming language is available to describe hardware and, more important, hardware generators. Chisel has been developed at UC Berkeley and successfully used for several tape-outs of RISC-V by UC Berkeley students and a chip for a tensor processing unit by Google. Here at the Technical University of Denmark, we use Chisel in the T-CREST project and teach digital electronics and advanced computer architecture.
In this presentation, I will give an overview of Chisel to describe circuits and present the advanced functionality of Chisel for the description of circuit generators.
Software
General information
- Main documentation website: https://www.chisel-lang.org/
- Wikipedia page if any: https://en.wikipedia.org/wiki/Chisel_(programming_language)