File:Narrowing the synthesis gap- Academic FPGA synthesis is catching up with the industry.pdf
Narrowing_the_synthesis_gap-_Academic_FPGA_synthesis_is_catching_up_with_the_industry.pdf (0 × 0 pixels, file size: 333 KB, MIME type: application/pdf)
Abstract—Historically, open-source FPGA synthesis and technology mapping tools have been considered far inferior to industry-standard tools. We show that this is no longer true. Improvements in recent years to Yosys (Verilog elaborator) and ABC (technology mapper) have resulted in substantially better performance, evident in both the reduction of area utilization and the increase in the maximum achievable clock frequency. More specifically, we describe how ABC9 — a set of feature additions to ABC — was integrated into Yosys upstream and available in the latest version. Technology mapping now has a complete view of the circuit, including support for hard blocks (e.g., carry chains) and multiple clock domains for timing-aware mapping. We demonstrate how these improvements accumulate in dramatically better synthesis results, with Yosys-ABC9 reducing the delay gap from 30% to 0% on a commercial FPGA target for the commonly used VTR benchmark, thus matching Vivado’s performance in terms of maximum clock frequency. We also measured the performance on a selection of circuits from OpenCores as well as literature, comparing the results produced by Vivado, YosysABC1 (existing work), and the proposed Yosys-ABC9 integration. Index Terms—Field programmable gate arrays, synthesis, technology mapping, Hardware design languages, Table lookup
Video talk: https://youtu.be/eyG8DNaRhaA
File history
Click on a date/time to view the file as it appeared at that time.
Date/Time | Dimensions | User | Comment | |
---|---|---|---|---|
current | 11:54, 28 June 2023 | 0 × 0 (333 KB) | Bbarzen (talk | contribs) |
You cannot overwrite this file.
File usage
There are no pages that use this file.