Wishbone: a free SoC bus family

From F-Si wiki
Revision as of 22:29, 1 August 2022 by Admin (talk | contribs) (→‎Downloads)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to navigation Jump to search
  • Speaker(s): Tristan Gingold
  • email: tgingold@free.fr

Downloads

Abstract

This is a talk about the Wishbone SoC bus, its history, its nice features and its drawbacks.

I will briefly present the classic wishbone protocol and a few mistakes to avoid. After the talk, you should be able to write cores that use wishbone but also you'd like to contribute to the specification!

Software

General information

References