Pages without language links

Jump to navigation Jump to search

The following pages do not link to other language versions.

Showing below up to 50 results in range #1 to #50.

View (previous 50 | next 50) (20 | 50 | 100 | 250 | 500)

  1. 65nm CMOS Design-Flows on Free and Open-Source Tools : An Overview
  2. ABSYNTH: Analog Design Automation - An approach to bring VLSI analog design to the hobbyists/non-professionals
  3. ASICone. Goals, timeline, participants and tools
  4. A Yosys plugin for logic locking
  5. A progressive introduction to memory bus interconnect API in Software-Defined Hardware
  6. Accelerating the Open Source Silicon Ecosystem with Jupyter Notebooks
  7. All you ever wanted to know about side-channel attacks and protections (and a forthcoming book)
  8. An overview of libre silicon and OSHW related efforts within NGI and NLnet
  9. Analyzing open-source chip design ecosystem from an environmental sustainability perspective
  10. Black-tie Python: Formal verification with Amaranth
  11. CERN OHL v2 draft
  12. CERN Open Hardware License (OHL)
  13. CIAN Team Welcome
  14. CMOS functional abstraction
  15. CMP add on services - Towards Foundry PDKs on Free CAD Tools
  16. Challenge to Fabricate LSI without NDA with Open Method
  17. Closing The Synthesis Gap — Is Open Source Logic Synthesis About To Beat The Industry?
  18. Composing an out-of-order CPU using software technics
  19. Converting 45nm transistor netlists to open standards
  20. Coriolis (installation)
  21. Coriolis (tutorials)
  22. Coriolis a RTL to GDSII FOSS Design Flow
  23. Design of a 1.2MS/s Charge-Redistribution Non-Binary SAR-ADC Utilizing the SKY130 Open-Source Technology
  24. Development of FreePDK: An Open-Source Process Design Kit for Advanced Technology Nodes
  25. Digital placement algorithms in Coriolis
  26. E-Waste Reverse Engineering Toolkit (RET)
  27. Environmental impacts of electronics and the role of open source hardware
  28. Exploring open hardware solutions for ensuring the security of RISC-V processors
  29. F-Si Donations
  30. F-Si Statute
  31. F8
  32. FOS standard cell generator from scratch
  33. FSiC2019
  34. FSiC2019 reimbursement
  35. FSiC2019 venue
  36. FSiC2020
  37. FSiC2021
  38. FSiC2022
  39. FSiC2022 venue
  40. FSiC2023
  41. FSiC2023 venue
  42. FSiC2024
  43. Free Silicon Foundation
  44. From CMOS transistors to filters - A library of analog schematics with automated sizing
  45. From filters to CMOS transistors - A library of analog schematics with automated sizing
  46. From the RISC-V spec to a low-tech SoC, passing by SpinalHDL, VexRiscv and OpenOCD
  47. GAUT
  48. GAUT - A Free and Open-Source High-Level Synthesis tool
  49. GHDL and the economy of EDA FOSS
  50. Gdsfactory

View (previous 50 | next 50) (20 | 50 | 100 | 250 | 500)