Pages with the fewest revisions

Showing below up to 50 results in range #1 to #50.

View (previous 50 | next 50) (20 | 50 | 100 | 250 | 500)

1. Revolutionize your chip design with GDSFactory and Open Source PDKs‏‎ (1 revision)
2. The open-source and low-cost echo-stethoscope project‏‎ (1 revision)
3. Matthias:UnsortedThroughsOnFOSSForEDA‏‎ (1 revision)
4. Introduction to the GoIT project‏‎ (1 revision)
5. GAUT‏‎ (1 revision)
6. Verilog-AMS in Gnucap (2024)‏‎ (1 revision)
7. Statute of the Free Silicon Foundation (I) ETS‏‎ (1 revision)
8. Coriolis (tutorials)‏‎ (1 revision)
9. E-Waste Reverse Engineering Toolkit (RET)‏‎ (1 revision)
10. CERN Open Hardware License (OHL)‏‎ (1 revision)
11. LIP6 Welcome‏‎ (1 revision)
12. The EPFL Logic Synthesis Libraries: open-source tools for classical and emerging technologies‏‎ (1 revision)
13. CIAN Team Welcome‏‎ (1 revision)
14. LiteX: an open-source SoC builder and library based on Migen Python DSL‏‎ (1 revision)
15. Libre Silicon Compiler‏‎ (1 revision)
16. Standard Cell Library report‏‎ (2 revisions)
17. From CMOS transistors to filters - A library of analog schematics with automated sizing‏‎ (2 revisions)
18. KiCad‏‎ (2 revisions)
19. Gdsfactory‏‎ (2 revisions)
20. Coriolis a RTL to GDSII FOSS Design Flow‏‎ (2 revisions)
21. Converting 45nm transistor netlists to open standards‏‎ (2 revisions)
22. Wishbone: a free SoC bus family‏‎ (2 revisions)
23. Degate: The stakes and challenges of silicon reverse engineering‏‎ (2 revisions)
24. Naja: project updates and netlist splitting tool‏‎ (2 revisions)
25. Open Source in Healthcare, an hardware approach: the echOpen project case‏‎ (2 revisions)
26. Analyzing open-source chip design ecosystem from an environmental sustainability perspective‏‎ (2 revisions)
27. FSiC2019 reimbursement‏‎ (2 revisions)
28. Synthesis with ghdl‏‎ (2 revisions)
29. A progressive introduction to memory bus interconnect API in Software-Defined Hardware‏‎ (2 revisions)
30. TestPageX‏‎ (2 revisions)
31. Model-Driven Performance Evaluation and Formal Verification for Multi-level Embedded System Design‏‎ (2 revisions)
32. The road to fully open hardware mobile computing‏‎ (3 revisions)
33. CMOS functional abstraction‏‎ (3 revisions)
34. OpenEPDA: photonic PDKs with open standards‏‎ (3 revisions)
35. How to foster GreenIT through open hardware?‏‎ (3 revisions)
36. How many designs can you fit on a single die‏‎ (3 revisions)
37. LibrEDA‏‎ (3 revisions)
38. Composing an out-of-order CPU using software technics‏‎ (3 revisions)
39. Naja: an open source framework for EDA post synthesis flow development‏‎ (3 revisions)
40. XSCHEM - circuit schematic editor for VLSI, ASIC, PCB design‏‎ (3 revisions)
41. Ngspice - an open source mixed signal circuit simulator‏‎ (3 revisions)
42. ASICone. Goals, timeline, participants and tools‏‎ (3 revisions)
43. GnuCap: Progress and Opportunities‏‎ (3 revisions)
44. Powered by Open EDA: Applying Apple's Chip-to-Product Design Methods to Satellites‏‎ (3 revisions)
45. Open-source electronic design automation for agile network defense at OVHcloud‏‎ (3 revisions)
46. F-Si Statute‏‎ (3 revisions)
47. An overview of libre silicon and OSHW related efforts within NGI and NLnet‏‎ (3 revisions)
48. OpenSource PDK - A key enabler to unlock the potential of an open source design flow‏‎ (3 revisions)
49. Porting software to hardware using XLS and open source PDKs‏‎ (3 revisions)
50. Recommendations for the EC on how to reduce the environmental impact of the ICT sector‏‎ (3 revisions)

View (previous 50 | next 50) (20 | 50 | 100 | 250 | 500)