Pages with the fewest revisions

Jump to navigation Jump to search

Showing below up to 100 results in range #1 to #100.

View (previous 100 | next 100) (20 | 50 | 100 | 250 | 500)

  1. Statute of the Free Silicon Foundation (I) ETS‏‎ (1 revision)
  2. The open-source and low-cost echo-stethoscope project‏‎ (1 revision)
  3. Introduction to the GoIT project‏‎ (1 revision)
  4. GAUT‏‎ (1 revision)
  5. Coriolis (tutorials)‏‎ (1 revision)
  6. E-Waste Reverse Engineering Toolkit (RET)‏‎ (1 revision)
  7. CERN Open Hardware License (OHL)‏‎ (1 revision)
  8. LIP6 Welcome‏‎ (1 revision)
  9. CIAN Team Welcome‏‎ (1 revision)
  10. LiteX: an open-source SoC builder and library based on Migen Python DSL‏‎ (1 revision)
  11. Matthias:UnsortedThroughsOnFOSSForEDA‏‎ (1 revision)
  12. Libre Silicon Compiler‏‎ (1 revision)
  13. Standard Cell Library report‏‎ (2 revisions)
  14. From CMOS transistors to filters - A library of analog schematics with automated sizing‏‎ (2 revisions)
  15. Gdsfactory‏‎ (2 revisions)
  16. Converting 45nm transistor netlists to open standards‏‎ (2 revisions)
  17. Coriolis a RTL to GDSII FOSS Design Flow‏‎ (2 revisions)
  18. Wishbone: a free SoC bus family‏‎ (2 revisions)
  19. Naja: project updates and netlist splitting tool‏‎ (2 revisions)
  20. Open Source in Healthcare, an hardware approach: the echOpen project case‏‎ (2 revisions)
  21. KiCad‏‎ (2 revisions)
  22. Model-Driven Performance Evaluation and Formal Verification for Multi-level Embedded System Design‏‎ (2 revisions)
  23. Analyzing open-source chip design ecosystem from an environmental sustainability perspective‏‎ (2 revisions)
  24. FSiC2019 reimbursement‏‎ (2 revisions)
  25. TestPageX‏‎ (2 revisions)
  26. Synthesis with ghdl‏‎ (2 revisions)
  27. A progressive introduction to memory bus interconnect API in Software-Defined Hardware‏‎ (2 revisions)
  28. The road to fully open hardware mobile computing‏‎ (3 revisions)
  29. How to foster GreenIT through open hardware?‏‎ (3 revisions)
  30. CMOS functional abstraction‏‎ (3 revisions)
  31. LibrEDA‏‎ (3 revisions)
  32. How many designs can you fit on a single die‏‎ (3 revisions)
  33. Naja: an open source framework for EDA post synthesis flow development‏‎ (3 revisions)
  34. Composing an out-of-order CPU using software technics‏‎ (3 revisions)
  35. F-Si Statute‏‎ (3 revisions)
  36. Open-source electronic design automation for agile network defense at OVHcloud‏‎ (3 revisions)
  37. Recommendations for the EC on how to reduce the environmental impact of the ICT sector‏‎ (3 revisions)
  38. Ngspice - an open source mixed signal circuit simulator‏‎ (3 revisions)
  39. XSCHEM - circuit schematic editor for VLSI, ASIC, PCB design‏‎ (3 revisions)
  40. ASICone. Goals, timeline, participants and tools‏‎ (3 revisions)
  41. GnuCap: Progress and Opportunities‏‎ (3 revisions)
  42. An overview of libre silicon and OSHW related efforts within NGI and NLnet‏‎ (3 revisions)
  43. OpenSource PDK - A key enabler to unlock the potential of an open source design flow‏‎ (3 revisions)
  44. Powered by Open EDA: Applying Apple's Chip-to-Product Design Methods to Satellites‏‎ (3 revisions)
  45. Porting software to hardware using XLS and open source PDKs‏‎ (3 revisions)
  46. Free Silicon Foundation‏‎ (3 revisions)
  47. OpenEPDA: photonic PDKs with open standards‏‎ (3 revisions)
  48. Placement algorithms for standard cells in Coriolis‏‎ (4 revisions)
  49. Physical security for cryptographic implementations with open hardware‏‎ (4 revisions)
  50. Open Source for Sustainable and Long lasting Phones‏‎ (4 revisions)
  51. Lesson learned from Retro-uC and the search for the ideal EDA flow for open source silicon‏‎ (4 revisions)
  52. Recommendations and roadmap for the development of open-source silicon in the EU‏‎ (4 revisions)
  53. Main Page/Software‏‎ (4 revisions)
  54. Go2async: A high-level synthesis tool for asynchronous circuits‏‎ (4 revisions)
  55. Open (and Closed) Source Analog Design with Hdl21 & VLSIR‏‎ (4 revisions)
  56. Welcome from the Free Silicon Foundation 2023‏‎ (4 revisions)
  57. Verilog-AMS in Gnucap‏‎ (4 revisions)
  58. Recent Developments from YosysHQ‏‎ (4 revisions)
  59. High level Simulation‏‎ (4 revisions)
  60. Toward multi-language open-source HDL simulation‏‎ (4 revisions)
  61. All you ever wanted to know about side-channel attacks and protections (and a forthcoming book)‏‎ (4 revisions)
  62. Tutorial and FAQ on physical verification, DRC+LVS‏‎ (5 revisions)
  63. Proof-of-concept for scalable analog blocks using the PDKMaster framework‏‎ (5 revisions)
  64. Towards digital sovereignty by open source (hardware)‏‎ (5 revisions)
  65. Exploring open hardware solutions for ensuring the security of RISC-V processors‏‎ (5 revisions)
  66. F-Si Donations‏‎ (5 revisions)
  67. OpenROAD‏‎ (5 revisions)
  68. PDKMaster & co.: a framework for scalable and technology portable standard cell, IO and SRAM libraries‏‎ (5 revisions)
  69. Open source Design Flow status and roadmap for IHP BiCMOS technology‏‎ (5 revisions)
  70. From the RISC-V spec to a low-tech SoC, passing by SpinalHDL, VexRiscv and OpenOCD‏‎ (5 revisions)
  71. The Raven chip: First-time silicon success with qflow and efabless‏‎ (5 revisions)
  72. Welcome from LIP6‏‎ (5 revisions)
  73. Learning hardware design in the video game Minecraft‏‎ (5 revisions)
  74. A Yosys plugin for logic locking‏‎ (5 revisions)
  75. Learning from GF180 PDK: Best practices for implementing and optimizing KLayout DRC and LVS decks‏‎ (5 revisions)
  76. CERN OHL v2 draft‏‎ (5 revisions)
  77. Standard-cell recognition‏‎ (5 revisions)
  78. Whom do you trust?: Validating process parameters for open-source tools‏‎ (5 revisions)
  79. Digital placement algorithms in Coriolis‏‎ (5 revisions)
  80. White paper for the EC, January 2020‏‎ (5 revisions)
  81. LibrEDA - digital place-and-route framework from scratch‏‎ (6 revisions)
  82. Accelerating the Open Source Silicon Ecosystem with Jupyter Notebooks‏‎ (6 revisions)
  83. GHDL and the economy of EDA FOSS‏‎ (6 revisions)
  84. F8‏‎ (6 revisions)
  85. The Alliance/Coriolis design flow‏‎ (6 revisions)
  86. ABSYNTH: Analog Design Automation - An approach to bring VLSI analog design to the hobbyists/non-professionals‏‎ (6 revisions)
  87. Black-tie Python: Formal verification with Amaranth‏‎ (6 revisions)
  88. GAUT - A Free and Open-Source High-Level Synthesis tool‏‎ (6 revisions)
  89. The importance of EU Academia in developing the chips of the future‏‎ (6 revisions)
  90. Challenge to Fabricate LSI without NDA with Open Method‏‎ (7 revisions)
  91. Toward a collaborative environment for Open Hardware Design‏‎ (7 revisions)
  92. Coriolis (installation)‏‎ (7 revisions)
  93. FSiC2021‏‎ (7 revisions)
  94. Design of a 1.2MS/s Charge-Redistribution Non-Binary SAR-ADC Utilizing the SKY130 Open-Source Technology‏‎ (7 revisions)
  95. FSiC2024‏‎ (7 revisions)
  96. Gnu Circuit Analysis Package (GnuCap)‏‎ (7 revisions)
  97. TinyTapeout - what happened and next steps‏‎ (7 revisions)
  98. KQCircuits – open-source EDA software for designing chips with super conducting qubits‏‎ (7 revisions)
  99. Mixed-signal system modelling and simulation‏‎ (8 revisions)
  100. Need for a free alternative to OpenAccess (by Matthias)‏‎ (8 revisions)

View (previous 100 | next 100) (20 | 50 | 100 | 250 | 500)

Retrieved from "https://wiki.f-si.org/index.php?title=Special:FewestRevisions"