User contributions
Jump to navigation
Jump to search
- 18:20, 29 March 2019 diff hist +105 N LIP6 Welcome Created page with " * Speaker(s): Fabrice Kordon * email: Fabrice.Kordon@lip6.fr thumb" current
- 18:20, 29 March 2019 diff hist +29 N File:2019-03-14-opening-FSiC.pdf current
- 18:17, 29 March 2019 diff hist +47 FSiC2019 →March 14, Thursday (Day 1)
- 22:11, 28 March 2019 diff hist +42 From filters to CMOS transistors - A library of analog schematics with automated sizing
- 22:10, 28 March 2019 diff hist +19 N File:OceaneFsic.pdf current
- 16:01, 15 March 2019 diff hist 0 FSiC2019 →Evening program "beer & baguette" on-campus
- 16:00, 15 March 2019 diff hist −74 FSiC2019 →Evening program "beer & baguette" at the on-campus caves Esclangon
- 15:59, 15 March 2019 diff hist −27 FSiC2019 venue →Detailed location current
- 15:58, 15 March 2019 diff hist −27 FSiC2019 →Detailed location
- 16:05, 12 March 2019 diff hist +7 FSiC2019 →High-level digital design (session II)
- 15:58, 11 March 2019 diff hist −140 FSiC2019 →Mixed-signal/analog design and transistor modelling
- 17:27, 8 March 2019 diff hist +64 FSiC2019 venue →Meteo
- 17:20, 8 March 2019 diff hist +103 FSiC2019 venue
- 17:17, 8 March 2019 diff hist +3 FSiC2019 →March 14, Thursday (Day 1)
- 17:16, 8 March 2019 diff hist −129 FSiC2019 →Evening program "beer & baguette" at the on-campus caves Esclangon
- 12:21, 8 March 2019 diff hist −1 FSiC2019
- 14:42, 6 March 2019 diff hist 0 FSiC2019
- 10:39, 1 March 2019 diff hist 0 The development of the NSXLIB standard cell scalable library →Roadmap
- 10:38, 1 March 2019 diff hist +267 The development of the NSXLIB standard cell scalable library →Roadmap
- 10:36, 1 March 2019 diff hist +1 The development of the NSXLIB standard cell scalable library →References
- 10:35, 1 March 2019 diff hist −12 The development of the NSXLIB standard cell scalable library →Abstract
- 10:34, 1 March 2019 diff hist −1 The development of the NSXLIB standard cell scalable library →Abstract
- 10:32, 1 March 2019 diff hist +2,174 N The development of the NSXLIB standard cell scalable library Created page with "* Speaker: Pr. Naohiko Shimizu * email: Naohiko Shimizu <nshimizu@tokai.ac.jp> * other information: ==Slides== ==Abstract== I will talk on Development of nsxlib cell librar..."
- 10:35, 27 February 2019 diff hist +19 FSiC2019 venue →Address
- 13:09, 26 February 2019 diff hist +162 FSiC2019 →Welcome
- 11:44, 26 February 2019 diff hist +72 FSiC2019 →Conference program
- 11:41, 26 February 2019 diff hist −11 From filters to CMOS transistors - A library of analog schematics with automated sizing →General information
- 11:40, 26 February 2019 diff hist −34 From filters to CMOS transistors - A library of analog schematics with automated sizing →General information
- 11:39, 26 February 2019 diff hist +34 From filters to CMOS transistors - A library of analog schematics with automated sizing →General information
- 11:38, 26 February 2019 diff hist −9 From filters to CMOS transistors - A library of analog schematics with automated sizing →General information
- 11:26, 26 February 2019 diff hist +49 From filters to CMOS transistors - A library of analog schematics with automated sizing →Roadmap
- 11:24, 26 February 2019 diff hist +99 From filters to CMOS transistors - A library of analog schematics with automated sizing →General information
- 11:22, 26 February 2019 diff hist +2,591 From filters to CMOS transistors - A library of analog schematics with automated sizing →General information
- 11:13, 26 February 2019 diff hist +631 From filters to CMOS transistors - A library of analog schematics with automated sizing →Abstract
- 11:08, 26 February 2019 diff hist +431 N From filters to CMOS transistors - A library of analog schematics with automated sizing Created page with "* Speaker(s): Marie-Minerve Louërat * email: marie-minerve.louerat@lip6.fr * Main author: Jacky Porte, jacky.porte@lip6.fr ==Abstract== ==Software== ===General information=..."
- 17:30, 13 February 2019 diff hist −1 FSiC2019 →Participation
- 10:32, 13 February 2019 diff hist +2 FSiC2019 →Participation
- 10:35, 12 February 2019 diff hist +12 From CMOS transistors to filters - A library of analog schematics with automated sizing →Roadmap current
- 10:32, 12 February 2019 diff hist +1,369 N From CMOS transistors to filters - A library of analog schematics with automated sizing Created page with " * Speaker(s): Marie-Minerve Louërat * email: marie-minerve.louerat@lip6.fr * Author: Jacky Porte * email: marie-minerve.louerat@lip6.fr ==Slides== ==Abstract== Unlike th..."
- 09:56, 12 February 2019 diff hist +329 FSiC2019 →Confirmed invited talks
- 18:00, 11 February 2019 diff hist +101 FSiC2019 →Confirmed invited talks
- 17:59, 11 February 2019 diff hist +86 ABSYNTH: Analog Design Automation - An approach to bring VLSI analog design to the hobbyists/non-professionals
- 17:49, 11 February 2019 diff hist +3 ABSYNTH: Analog Design Automation - An approach to bring VLSI analog design to the hobbyists/non-professionals →References
- 17:48, 11 February 2019 diff hist +989 N ABSYNTH: Analog Design Automation - An approach to bring VLSI analog design to the hobbyists/non-professionals Created page with " * Speaker: Dr.-Ing. Abhaya Chandra Kammara * email: <abhay_alumni@eit.uni-kl.de> * TU Kaiserslautern ==Abstract== thumb ==Slides== ==Software==..."
- 17:46, 11 February 2019 diff hist +74 N File:Absynth fsic.pdf current
- 17:42, 11 February 2019 diff hist +149 FSiC2019 →Confirmed invited talks
- 10:32, 11 February 2019 diff hist +4 FSiC2019 →Confirmed invited talks
- 10:25, 11 February 2019 diff hist +280 Toward a collaborative environment for Open Hardware Design
- 10:16, 11 February 2019 diff hist +1,243 N Toward a collaborative environment for Open Hardware Design Created page with "Hardware, System Modelling, Virtual Platform or Virtual Prototype, ... all these elements can be made open source through a libre ESL tool suite. Currently, software communiti..."
- 10:12, 11 February 2019 diff hist +10 FSiC2019 →Confirmed invited talks