Open (and Closed) Source Analog Design with Hdl21 & VLSIR

From F-Si wiki

Revision as of 19:51, 28 June 2023 by Dan fritchman (talk | contribs) (Created page with " * Speaker(s): Dan Fritchman * email: dan_fritchman@berkeley.edu ==Downloads== * Coming soon! ==Abstract== Coming soon! ==Software== * Hdl21 - Analog HDL in Python - https:...")

(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

Jump to navigation Jump to search

Speaker(s): Dan Fritchman
email: dan_fritchman@berkeley.edu

Downloads

Coming soon!

Abstract

Coming soon!

Software

Hdl21 - Analog HDL in Python - https://github.com/dan-fritchman/Hdl21
VLSIR - ProtoBuf-Based Interchange Formats for Chip Design - https://github.com/vlsir/vlsir
Hdl21 Schematics - https://github.com/vlsir/hdl21schematics

References

Retrieved from "https://wiki.f-si.org/index.php?title=Open_(and_Closed)_Source_Analog_Design_with_Hdl21_%26_VLSIR&oldid=2844"