Difference between revisions of "Open (and Closed) Source Analog Design with Hdl21 & VLSIR"
Jump to navigation
Jump to search
| Line 3: | Line 3: | ||
* email: dan_fritchman@berkeley.edu | * email: dan_fritchman@berkeley.edu | ||
Slides - https://docs.google.com/presentation/d/e/2PACX-1vR6rI6Ieo0uReCQQKMKHoDfryybcheYG865Hoc4F012OaSupM3KU1pUdnm1dQWplJrlKjgh2UxxlCY1/pub?start=false&loop=false&delayms=3000&slide=id.g1058543f559_0_0 | == Downloads == | ||
* Slides - https://docs.google.com/presentation/d/e/2PACX-1vR6rI6Ieo0uReCQQKMKHoDfryybcheYG865Hoc4F012OaSupM3KU1pUdnm1dQWplJrlKjgh2UxxlCY1/pub?start=false&loop=false&delayms=3000&slide=id.g1058543f559_0_0 | |||
* [https://peertube.f-si.org/videos/watch/3aea666b-6285-478d-bb09-98e4365e38a4 Video recording] | |||
== External links == | |||
* Hdl21 - Analog HDL in Python - https://github.com/dan-fritchman/Hdl21 | * Hdl21 - Analog HDL in Python - https://github.com/dan-fritchman/Hdl21 | ||
Latest revision as of 22:26, 28 July 2023
- Speaker(s): Dan Fritchman
- email: dan_fritchman@berkeley.edu
Downloads
- Slides - https://docs.google.com/presentation/d/e/2PACX-1vR6rI6Ieo0uReCQQKMKHoDfryybcheYG865Hoc4F012OaSupM3KU1pUdnm1dQWplJrlKjgh2UxxlCY1/pub?start=false&loop=false&delayms=3000&slide=id.g1058543f559_0_0
- Video recording
External links
- Hdl21 - Analog HDL in Python - https://github.com/dan-fritchman/Hdl21
- Hdl21 Schematics - https://github.com/vlsir/hdl21schematics
- Hdl21 Schematic Demos - https://github.com/vlsir/Hdl21schematicDemos
- VLSIR - ProtoBuf-Based Interchange Formats for Chip Design - https://github.com/vlsir/vlsir
- Layout21 - https://github.com/dan-fritchman/Layout21
- Tape-Out Course: Silicon in a Semester - https://ieeexplore.ieee.org/document/9805608