OpenVADL: An open source implementation of the Vienna Architecture Description Language

From F-Si wiki
Jump to navigation Jump to search


  • Speaker: Andreas Krall
  • email: andi@complang.tuwien.ac.at

Downloads

Abstract

OpenVADL is an open source implementation of the Vienna Architecture Description Language (VADL). VADL is a processor description language (PDL) that enables the concise formal specification of processor architectures. OpenVADL automatically generates an assembler and linker, an LLVM based compiler, a QEMU based instruction set simulator and a synthesizable specification in the hardware description language Chisel from a single VADL processor specification. VADL strictly separates the instruction set architecture (ISA) specification from the microarchitecture (MiA) specification. VADL's MiA specification operates at a higher level of abstraction compared to existing PDLs. This presentation introduces OpenVADL, describes the generator techniques in detail and shows the performance of the generators and generated artifacts in an empirical evaluation. The evaluation demonstrates the capabilities of OpenVADL and its efficiency.

OpenVADL is available at https://openvadl.org and https://github.com/openvadl.


Software

General information

Roadmap

  • The project seeks help on: compiler generation, simulator generation, hardware generation

References

Florian Freitag, Linus Halder, Simon Himmelbauer, Christoph Hochrainer, Benedikt Huber, Benjamin Kasper, Niklas Mischkulnig, Michael Nestler, Philipp Paulweber, Kevin Per, Matthias Raschhofer, Alexander Ripar, Tobias Schwarzinger, Johannes Zottele, Andreas Krall: The Vienna Architecture Description Language (2025). https://doi.org/10.48550/arXiv.2402.09087

Retrieved from "https://wiki.f-si.org/index.php?title=OpenVADL:_An_open_source_implementation_of_the_Vienna_Architecture_Description_Language&oldid=3741"