OpenRAM: An Open-Source Memory Compiler
- Speaker: Matthew Guthaus
- Email: firstname.lastname@example.org
- Other information: https://vlsida.soe.ucsc.edu/
OpenRAM is an open-source Python framework to create the layout, netlists, timing and power models, placement and routing models, and other views necessary to use SRAMs in ASIC design. OpenRAM supports integration in both commercial and open-source flows with both predictive and fabricable technologies.
- Repository: https://vlsida.github.io/OpenRAM/ https://github.com/VLSIDA/OpenRAM
- Main documentation website: 
- Wikipedia page: missing
- The project seeks help on: FinFET memories, Designer Feedback, Other types of memories (CAMs, RFs, etc.)
- B. Wu, J. Stine, M. R. Guthaus, ``Fast and Area-Efficient Word-Line Driver Topology Optimization, International Symposium on Circuits and Systems (ISCAS), 2019
- M. R. Guthaus, J. E. Stine, S. Ataei, B. Chen, B. Wu, M. Sarwar, "OpenRAM: An Open-Source Memory Compiler," Proceedings of the 35th International Conference on Computer-Aided Design (ICCAD), 2016
- S. Ataei, J. Stine, M. Guthaus, “A 64 kb differential single-port 12T SRAM design with a bit-interleaving scheme for low-voltage operation in 32 nm SOI CMOS,” International Conference on Computer Design (ICCD), 2016, pp. 499-506.
- E. Ebrahimi, M. Guthaus, J. Renau, “Timing Speculative SRAM”, IEEE In- ternational Symposium on Circuits and Systems (ISCAS), 2017