Difference between revisions of "OpenRAM: An Open-Source Memory Compiler"

From F-Si wiki
Jump to navigation Jump to search
Line 5: Line 5:


== Slides ==
== Slides ==
[[Media:OpenRAM FSiC2019.pdf]]
[[Media:OpenRAM FSiC2019.pdf|OpenRAM FSiC2019 Draft Slides]]


== Abstract ==
== Abstract ==
[https://github.com/VLSIDA/OpenRAM OpenRAM] is an open-source Python framework to create the layout, netlists, timing and power models, placement and routing models, and other views necessary to use SRAMs in ASIC design. OpenRAM supports integration in both commercial and open-source flows with both predictive and fabricable technologies.
[https://github.com/VLSIDA/OpenRAM OpenRAM] is an open-source Python framework to create the layout, netlists, timing and power models, placement and routing models, and other views necessary to use SRAMs in ASIC design. OpenRAM supports integration in both commercial and open-source flows with both predictive and fabricable technologies.



Revision as of 21:52, 11 March 2019

Slides

OpenRAM FSiC2019 Draft Slides

Abstract

OpenRAM is an open-source Python framework to create the layout, netlists, timing and power models, placement and routing models, and other views necessary to use SRAMs in ASIC design. OpenRAM supports integration in both commercial and open-source flows with both predictive and fabricable technologies.

Software

General information

Roadmap

  • The project seeks help on: FinFET memories, Designer Feedback, Other types of memories (CAMs, RFs, etc.)