Naja: project updates and netlist splitting tool

From F-Si wiki
Jump to navigation Jump to search

Downloads

Abstract

Naja is an EDA project aiming at offering an open source access to fundamental data structures and APIs for the development of essential post logic synthesis EDA algorithms such as: netlist simplification (constant and dead logic propagation), logic replication, netlist partitioning, ASIC and FPGA place and route, …


Software

General information

Repositories:

https://github.com/xtofalex/naja

https://github.com/xtofalex/naja-verilog