How to debug a simulation (tentative)

From F-Si wiki
Jump to navigation Jump to search
  • Speaker(s): Tristan Gingold
  • email:
  • other information: xxx


  • File:Tgingold-fsic24.pdf (to upload a file: go to Edit mode, then click on the fourth icon from the left "Images and media" and follow the instructions)


Starting from a real case (development of a Zynq Ultrascale+ board), I'd like to present how open-source tools (HDL simulators but not only) can be used instead of proprietary tools. Despite many restrictions (such as poor integration or no access to encrypted models), there are still several advantages (like no restrictions on the number of licenses). It is still relatively easy to write testbenches for design blocks and investigate issues. I'd like to discuss about investigating simulation issues: either incorrect behaviour detected by a testbench or on the real hardware, but also errors detected by the language that might happen during elaboration, synthesis or simulation.


General information


  • The software wishes to interface with the following tools: XXX, YYY
  • The project seeks help on: XXX, YYY