From the RISC-V spec to a low-tech SoC, passing by SpinalHDL, VexRiscv and OpenOCD

From F-Si wiki

Revision as of 19:37, 2 March 2019 by Charles.papon (talk | contribs) (Created page with " * Speaker(s): Charles Papon * email: charles.papon.90@gmail.com ==Slides== Incomming ==Abstract== This talk will fly around the different aspects of a low-tech SoC, by expo...")

(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

Jump to navigation Jump to search

Speaker(s): Charles Papon
email: charles.papon.90@gmail.com

Slides

Incomming

Abstract

This talk will fly around the different aspects of a low-tech SoC, by exposing the practical case of VexRiscv and the related technologies.

General information

Repository: https://github.com/SpinalHDL/VexRiscv
Main documentation website: https://spinalhdl.github.io/SpinalDoc-RTD/

Retrieved from "https://wiki.f-si.org/index.php?title=From_the_RISC-V_spec_to_a_low-tech_SoC,_passing_by_SpinalHDL,_VexRiscv_and_OpenOCD&oldid=1777"