From the RISC-V spec to a low-tech SoC, passing by SpinalHDL, VexRiscv and OpenOCD

From F-Si wiki
Jump to navigation Jump to search
  • Speaker(s): Charles Papon
  • email:


File:Fsic2019 SpinalHDL.pdf


This talk will fly around different aspects of designing the netlist of a low-tech SoC, by exposing the practical case of VexRiscv the related technologies and challenges.

General information


  • The project seeks help on: Exploring new hardware description methodologies