Difference between revisions of "From the RISC-V spec to a low-tech SoC, passing by SpinalHDL, VexRiscv and OpenOCD"

From F-Si wiki
Jump to navigation Jump to search
Line 3: Line 3:
* email: charles.papon.90@gmail.com
* email: charles.papon.90@gmail.com

[[File:Fsic2019 SpinalHDL.pdf|thumb|slides]]
* [[:File:Fsic2019 SpinalHDL.pdf |Slides]]
* [https://peertube.f-si.org/videos/watch/ac64a756-ad3b-48a1-91c9-8cdf08b0cda4 Video recording]


Latest revision as of 17:18, 16 July 2019

  • Speaker(s): Charles Papon
  • email: charles.papon.90@gmail.com



This talk will fly around different aspects of designing the netlist of a low-tech SoC, by exposing the practical case of VexRiscv the related technologies and challenges.

General information


  • The project seeks help on: Exploring new hardware description methodologies