From F-Si wiki
Revision as of 10:10, 14 December 2018 by Admin (talk | contribs) (Created page with "The [https://www-soc.lip6.fr/events/pastevents/2018/ second] '''Free Silicon Conference (FSiC)''' will be held at Sorbonne University (Paris) on '''March 14-16 2019'''. The co...")
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search

The second Free Silicon Conference (FSiC) will be held at Sorbonne University (Paris) on March 14-16 2019. The conference will bring together experts and enthusiasts who want to build a complete Free and Open Source CAD ecosystem for designing analog and digital integrated circuits. The conference will cover the full spectrum of the design process, from system architecture, to layout and verification. The conference consists of three full days, including a Saturday for facilitating those who are involved as non-professionals. After the daily talks, the discussion will continue until late in an informal and relaxed atmosphere.

Abstract submission

Everybody is welcome to propose a talk by contacting one of the organizers. The submission window will open on December 12 2018 and close on January 31 2019. Acceptance will be communicated by February 10.


Attending the conference is free of charge, but there is a limited number of spaces available. Places can be reserved by writing at fsic2019 'at' f-si.org.

Organizing committee

  • Marie-Minerve Louërat, lip6, CNRS
  • Roselyne Chotin-Avot, lip6, Sorbonne University
  • Jean-Paul Chaput, lip6, Sorbonne University
  • Luca Alloatti, ETH-Zurich
  • Matthias Koefferlein, KLayout project
  • Sean Cross, Kosagi

Preliminary Program

March 14, Thursday (Day 1)


  • Motivations for Free and Open Source (FOS) hardware
  • Impact on society, academia, makers, industry
  • Impact on cybersecurity
  • Politics and marketing
  • Business opportunities

High-level system requirements

  • Case studies from the perspective successful Open Hardware projects

High-level digital design (architectural and pre-layout)

  • Architectural opportunities for FOS Hardware
  • High-level hardware description languages to generate VHDL or SystemVerilog
  • Formal verification
  • High-level virtual prototyping

Analog design and simulation

  • Comparison of FOS tools: Coriolis, qucs, KiCad.
  • Ngspice
  • SystemC-AMS

March 15, Friday (Day 2)


  • FOS hardware from the foundry's perspective: legal challenges and opportunities
  • MakeLSI

Setting up the ingredients

  • Importing PDKs into FOS formats
  • Standard cell: generators and modelling
  • Parametrized analog devices and topologies
  • Parametrized Optical devices
  • Memory generators

CAD internals and algorithms - how the tools work

  • The role of databases
  • Place algorithms
  • Routing algorithms, global and detailed
  • Timing analysis
  • Power analysis
  • Formal VHDL verification

Legal issues

  • The constrains of typical NDAs
  • Hardware FOS licenses. State-of-the-art

March 16, Saturday (Day 3)

CAD tool usage - demos

  • Synthesis
  • Place and route tools
  • Timing analysis
  • Clock distribution

Post place-and-route (P&R) verification and simulators

  • Design Rule Check
  • LVS
  • Static Timing Analysis
  • Fault modelling and Automatic Test Pattern Generators (ATPG)


Further topics and questions raised during the conference will be discussed in plenary or in individual working groups.