Difference between revisions of "FOS standard cell generator from scratch"
Jump to navigation
Jump to search
m (Add contact) |
(Add link to git repository.) |
||
Line 17: | Line 17: | ||
==Software== | ==Software== | ||
===General information=== | ===General information=== | ||
* Repository: | * Repository: https://codeberg.org/tok/librecell | ||
* Main documentation website: | * Main documentation website: https://codeberg.org/tok/librecell | ||
* Wikipedia page: TBD | * Wikipedia page: TBD | ||
* Wiki page on wiki.f-si.org: TBD | * Wiki page on wiki.f-si.org: TBD |
Revision as of 14:40, 8 March 2019
- Speaker: Thomas Kramer <fsic2019 at tkramer dot ch>
Abstract
This talk will give an overview of automated standard cell and library synthesis and focus on the experiences made during the ongoing development of a cell generator. The core aspects consist of:
- Place & route inside the cell
- Transistor netlist generation & transistor sizing
- Cell characterization
- Open challenges
Software
General information
- Repository: https://codeberg.org/tok/librecell
- Main documentation website: https://codeberg.org/tok/librecell
- Wikipedia page: TBD
- Wiki page on wiki.f-si.org: TBD
Roadmap
- ✓ Place & route of single row cells
- ✓ Generate GDS
- [in progress] Generate LEF
- ✓ Timing characterization of combinatorial cells
- [in progress] Timing characterization of sequential cells
- Timing characterization of cells with tri-state output
- Timing characterization of cells with asynchronous inputs
- ✓ Generate synthesis liberty file (currently only for combinatorial cells)
- Capacitance extraction using a field solver (maybe FasterCap)