Difference between revisions of "FOS standard cell generator from scratch"
Jump to navigation
Jump to search
m (Add link to FasterCap) |
(Add flow diagram of stdcell generation flow.) |
||
Line 5: | Line 5: | ||
==Abstract== | ==Abstract== | ||
[[File:Stdcell generation flow.svg|thumb|Flow diagram of standard cell generation flow.]] | |||
This talk will give an overview of automated standard cell and library synthesis and focus on the experiences made during the ongoing development of a cell generator. | This talk will give an overview of automated standard cell and library synthesis and focus on the experiences made during the ongoing development of a cell generator. | ||
The core aspects consist of: | The core aspects consist of: |
Revision as of 18:40, 4 March 2019
- Speaker(s): Thomas Kramer
Abstract
This talk will give an overview of automated standard cell and library synthesis and focus on the experiences made during the ongoing development of a cell generator. The core aspects consist of:
- Place & route inside the cell
- Transistor netlist generation & transistor sizing
- Cell characterization
Software
General information
- Repository: [not yet published but will come]
- Main documentation website: [not yet published, but will come]
- Wikipedia page: TBD
- Wiki page on wiki.f-si.org: TBD
Roadmap
- ✓ Place & route of single row cells
- ✓ Generate GDS
- [in progress] Generate LEF
- ✓ Timing characterization of combinatorial cells
- [in progress] Timing characterization of sequential cells
- Timing characterization of cells with tri-state output
- Timing characterization of cells with asynchronous inputs
- Generate synthesis liberty file
- Capacitance extraction using a field solver (maybe FasterCap)