Coriolis a RTL to GDSII FOSS Design Flow

From F-Si wiki
Revision as of 16:22, 7 July 2023 by Jpc (talk | contribs) (Created page with "* Speaker: Jean-Paul Chaput * email: Jean-Paul.Chaput@lip6.fr ==Abstract== This talk will focus on the interaction of the standard cell libraries and the Coriolis design flo...")
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to navigation Jump to search
  • Speaker: Jean-Paul Chaput
  • email: Jean-Paul.Chaput@lip6.fr

Abstract

This talk will focus on the interaction of the standard cell libraries and the Coriolis design flow. We will present a case study with a portable SRAM generator.

Software

General information

Retrieved from "https://wiki.f-si.org/index.php?title=Coriolis_a_RTL_to_GDSII_FOSS_Design_Flow&oldid=2892"