Closing The Synthesis Gap — Is Open Source Logic Synthesis About To Beat The Industry?

From F-Si wiki
Revision as of 22:16, 28 July 2023 by Admin (talk | contribs) (→‎Downloads)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to navigation Jump to search

Speaker Info

  • Speaker: Benjamin Barzen
  • Email:



This talk will explore recent advancements made in open source logic synthesis and technology mapping, and more specifically, ABC (in conjunction with Yosys). It is based on the two papers referenced above.

The first part will showcase how ABC9 was integrated into Yosys to achieve clock-rates similar to the ones by Vivado. The second part of the talk will showcase a recent implementation of mapping + retiming, which further improves achievable clock-rates.