Difference between revisions of "Closing The Synthesis Gap — Is Open Source Logic Synthesis About To Beat The Industry?"
Jump to navigation
Jump to search
(Add template) |
|||
| (11 intermediate revisions by one other user not shown) | |||
| Line 1: | Line 1: | ||
==Speaker Info== | |||
* Speaker: Benjamin Barzen | |||
* Email: bbarzen@berkeley.edu | |||
== | ==Downloads== | ||
* [https://peertube.f-si.org/videos/watch/142db9fe-3860-4ffc-8e27-48697dfcf148 Video recording] | |||
* [https://youtu.be/eyG8DNaRhaA 10 Minute Video introducing the talk] (made originally for another conference) | |||
* [https://people.eecs.berkeley.edu/~alanmi/publications/2023/iwls23_m&r.pdf A. Mishchenko, R. Brayton, and M. Fujita, "Mapping and retiming revisited", Submitted to Proc. IWLS'23] | |||
* [https://people.eecs.berkeley.edu/~alanmi/publications/2023/date23_gap.pdf B.L.C. Barzen, A. Reais-Parsi, E. Hung, M. Kang, A. Mishchenko, J. W. Greene, and J. Wawrzynek, "Narrowing the synthesis gap: Academic FPGA synthesis is catching up with the industry", Proc. DATE'23] | |||
==Summary== | |||
This talk will explore recent advancements made in open source logic synthesis and technology mapping, and more specifically, ABC (in conjunction with Yosys). | |||
It is based on the two papers referenced above. | |||
The first part will showcase how ABC9 was integrated into Yosys to achieve clock-rates similar to the ones by Vivado. | |||
The second part of the talk will showcase a recent implementation of mapping + retiming, which further improves achievable clock-rates. | |||
== | ==Code== | ||
* | * Repository: https://github.com/growly/date23_narrowing_the_gap | ||
* | * Benchmark results: https://drive.google.com/drive/folders/1H6vDHZZXjnNIXiYPbvzaZFCulgLiR5sa?usp=drive_link | ||
==References== | ==References== | ||
<references /> | <references /> | ||
Latest revision as of 22:16, 28 July 2023
Speaker Info
- Speaker: Benjamin Barzen
- Email: bbarzen@berkeley.edu
Downloads
- Video recording
- 10 Minute Video introducing the talk (made originally for another conference)
- A. Mishchenko, R. Brayton, and M. Fujita, "Mapping and retiming revisited", Submitted to Proc. IWLS'23
- B.L.C. Barzen, A. Reais-Parsi, E. Hung, M. Kang, A. Mishchenko, J. W. Greene, and J. Wawrzynek, "Narrowing the synthesis gap: Academic FPGA synthesis is catching up with the industry", Proc. DATE'23
Summary
This talk will explore recent advancements made in open source logic synthesis and technology mapping, and more specifically, ABC (in conjunction with Yosys). It is based on the two papers referenced above.
The first part will showcase how ABC9 was integrated into Yosys to achieve clock-rates similar to the ones by Vivado. The second part of the talk will showcase a recent implementation of mapping + retiming, which further improves achievable clock-rates.
Code
- Repository: https://github.com/growly/date23_narrowing_the_gap
- Benchmark results: https://drive.google.com/drive/folders/1H6vDHZZXjnNIXiYPbvzaZFCulgLiR5sa?usp=drive_link