CharLib: an open-source standard-cell library characterizer
Jump to navigation
Jump to search
- Speaker: Marcus Mellor
- email: marcus@infinitymdm.dev
- other information: About Me
Downloads
File:FSiC 2025 CharLib Slides.pdf
Abstract
CharLib[1] is an standard cell library characterizer that aims to be as easy to use as possible. The tool can be configured using a single YAML file, with sane defaults provided wherever feasible. At this stage the tool is still in its infancy, but third-party comparisons[2] show it to be highly accurate for combinational standard cell timing. We provide a brief overview of the tool and how it works, followed by a discussion of current challenges and development goals.
Software
General information
- Repository: https://github.com/stineje/CharLib
- Contributing: https://github.com/stineje/CharLib/blob/main/CONTRIBUTING.md
- How it works (in layman's terms): https://infinitymdm.dev/blog/papers/charlib/
Roadmap
- The software wishes to interface with the following tools: Xyce, ngspice, and other circuit simulators; any and every standard cell library (including your PDK!); liberty-parser
- The project seeks help on: documentation (sorry), improving simulation models, SRAM characterization, and much more
References
- ↑ M. Mellor & J. Stine, "CharLib: An Open Source Standard Cell Library Characterizer", IEEE 67th International Midwest Symposium on Circuits and Systems, (August 2024), 277-281.
- ↑ Z. Chen et. al, "Boosting Standard Cell Library Characterization with Machine Learning", Proceedings of the 30th Asia and South Pacific Design Automation Conference, (March 2025), 385-391.