ASICone. Goals, timeline, participants and tools

From F-Si wiki
Revision as of 04:15, 6 March 2019 by Edmund (talk | contribs) (Created page with "ASICone is an experiment by [https://www.symbioticeda.com Symbiotic EDA] to tape out a minimal RISC-V core using mainly open source EDA and ASIC tools. It will be manufactured...")
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to navigation Jump to search

ASICone is an experiment by Symbiotic EDA to tape out a minimal RISC-V core using mainly open source EDA and ASIC tools. It will be manufactured by X-Fab in 180nm. Tape out is planned for Nov 2019. The goal of the project is to gain experience with the existing open source tools and improve them where needed.

Currently 4 people are working on the project, where one is working full time. One of them is a seasoned digital chip designer and software engineer, and one is a seasoned analog designer.

Retrieved from "https://wiki.f-si.org/index.php?title=ASICone._Goals,_timeline,_participants_and_tools&oldid=1792"