Achieving Competitive Performance with Open EDA Tools on a 2MGE Open-Source Linux-Capable RISC-V SoC

From F-Si wiki
Revision as of 14:51, 29 May 2024 by Admin (talk | contribs) (Created page with "* Speakers: Philippe Sauter or Thomas Benz * email: ==Downloads== * Slides ==Abstract== In this talk, we introduce Basilisk, an optimized applicati...")
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to navigation Jump to search
  • Speakers: Philippe Sauter or Thomas Benz
  • email:

Downloads

Abstract

In this talk, we introduce Basilisk, an optimized application-specific integrated circuit implementation and design flow building on the end-to-end open-source Iguana system-on-chip (SoC). We present enhancements to synthesis tools and logic optimization scripts improving quality of results, as well as an optimized physical design with an improved power grid and cell placement integration enabling a higher core utilization. The tapeout-ready version of Basilisk implemented in IHP’s open 130 nm technology achieves an operation frequency of 77 MHz (51 logic levels) under typical conditions, a 2.3× improvement compared to the baseline open-source electronic design automation (EDA) design flow presented in Iguana, and a higher 55 % core utilization compared to 50 % in the baseline design. Through collaboration with EDA tool developers and domain experts, Basilisk exemplifies a synergistic effort towards competitive open-source EDA tools for research and industry applications.