Difference between revisions of "FSiC2025"
Line 176: | Line 176: | ||
==Sponsors== | ==Sponsors== | ||
[[File: | [[File:IHP_solutions.png|180px|link=https://www.ihp-microelectronics.com/]] | ||
[[File:DTU Logo.jpg|180px|link=dtu.dk]] | [[File:DTU Logo.jpg|180px|link=dtu.dk]] | ||
Revision as of 12:31, 13 March 2025
Free Silicon Conference 2025 | |
---|---|
![]() | |
Genre | Free software and free hardware development conference |
Location(s) | IHP Microelectronics, Frankfurt an der Oder |
Country | Germany |
Website | wiki.f-si.org/index.php/FSiC2025 |
The 2025 Free Silicon Conference (FSiC) will take place at IHP Microelectronics (Frankfurt an der Oder) on July 2, 3, 4 2025 (Wednesday to Friday). This event will build on top of the past FSiC editions. The conference will connect experts and enthusiasts who want to build a complete Free and Open Source CAD ecosystem for designing analog and digital integrated circuits. The conference will cover the full spectrum of the design process, from system architecture, to layout and verification.
Submission
This is your opportunity to present your project and to get in touch with the community. For proposing a talk, please submit a title and a short summary at fsic2025 'at' f-si.org by April 1st (second submission phase). Topics are not restricted to the tentative program.
Participation
To participate to the conference, both as speaker and as attendee, it is necessary to register here.
From this year we have introduced a ticket:
- for non-profit, enthusiasts, free-time contributors: free admission
- for affiliated students: early bird 160 €, regular 200 €
- for professionals: early bird 340 €, regular 400 €
Tentative program
High-level design and logic-synthesis
- Leo Moser (Efabless), Greyhound: A RISC-V SoC with tightly coupled eFPGA
- Edward Bingham (Broccolimicro), The potential for asynchronous circuits to bridge the hardware / software divide
Foundries and PDKs
- Tim Edwards (Efabless, Open Circuit Design), IHP Open PDK integration with Magic, Netgen, and Openlane2
On-going FOS silicon projects
Analog flow, transistor modelling and circuit simulation
- Arpad Buermen (University of Ljubljana), Recent Developments in the Verilog-A Circuit Analysis Kernel
- Deni Alves (Federal University of Santa Catarina - Brasil), ACM2 – A MOSFET Model Bridging Design and Simulation
Hardware security
Policy, EU projects and funding opportunities
Standards
Economic sustainability
Back-end design tools
- Mohamed Gaber (> The American University in Cairo), OpenLane: Looking to the Future
- Philippe Sauter and Thomas Benz (ETH Zurich), An Open-Source Power Simulation Flow using OpenROAD
- Christophe Alexandre (Naja), Open Source interchange format and data structures
Teaching and education
- Yuchi Miao (Institute of Computing Technology, Chinese Academy of Sciences), Teaching Open Silicon Design in a Quarter
- Philippe Sauter and Thomas Benz (ETH Zurich), ArtistIC: An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders
Lighting talks
- Zachary Kohnen and Alex Alvarado (Eindhoven University of Technology), Manchester decoder of a home thermostat's wireless protocol in the Tiny Tapeout 07 shuttle
Organizing committee
Local hosting committee
The event is supported by members of IHP Microelectronics including Kerstin Kaslack, Jonas Linzert, Henriette Mohles, Anna Sojka-Piotrowska and Inesa Posypai.
Donations
We are looking for sponsors to cover extra services at the conference. In case of interest, please see the registration tab here.
Sponsors
Acknowledgements
This conference is co-funded by European Union through the Coordination and Support Action GoIT project with ID number 101070669. Views and opinions expressed are however those of the author(s) only and do not necessarily reflect those of the European Union or of the European Commission. Neither the European Union nor the European Commission can be held responsible for them.
This conference also received funding from the Swiss State Secretariat for Education, Research and Innovation (SERI) under the NGI0 Commons Fund project. The NGI0 Commons Fund has received funding from the European Union’s Horizon Europe research and innovation programme under grant agreement No. 101135429.