Gabriel Gouvine – Coloquinte

LIP6 gabriel.gouvine_moosic@m4x.org

July 11, 2023



EDA Projects

Coloquinte: Coriolis placement tool

Moosic: This presentation



Supply-chain security for integrated circuits

Most circuit conception is fabless



Supply-chain security for integrated circuits

Most circuit conception is fabless



You trust the fab and tools not to:

Supply-chain security for integrated circuits



Most circuit conception is fabless

You trust the fab and tools not to:

introduce trojans

Supply-chain security for integrated circuits



Most circuit conception is fabless

You trust the fab and tools not to:

- introduce trojans
- reuse your design

Supply-chain security for integrated circuits



Most circuit conception is fabless

You trust the fab and tools not to:

- ▶ introduce trojans
- reuse your design

How?

Logic locking

Logic locking example



∟_{Logic} locking

Logic locking example



Add logic that doesn't work without the right key

Simple method: Xor/Xnor gate insertion

Effect:

Add logic that doesn't work without the right key

Simple method: Xor/Xnor gate insertion

Effect:

▶ Mangling \Rightarrow mitigates trojans

Add logic that doesn't work without the right key

Simple method: Xor/Xnor gate insertion

Effect:

- ▶ Mangling \Rightarrow mitigates trojans
- Locking \Rightarrow prevents reuse

Add logic that doesn't work without the right key

Simple method: Xor/Xnor gate insertion

Effect:

- ▶ Mangling \Rightarrow mitigates trojans
- Locking \Rightarrow prevents reuse

Can we attack it?

Attacks

Guessing the key: structural approaches

By default, keys are easy to find:

- ▶ Xor $\rightarrow 0$ key
- ▶ Xnor $\rightarrow 1$ key

Defense:

Attacks

Guessing the key: structural approaches

By default, keys are easy to find:

- ▶ Xor $\rightarrow 0$ key
- ▶ Xnor $\rightarrow 1$ key

Defense:

▶ Resynthesis (merge inverters)

Attacks

Guessing the key: structural approaches

By default, keys are easy to find:

- ▶ Xor $\rightarrow 0$ key
- ▶ Xnor $\rightarrow 1$ key

Defense:

- Resynthesis (merge inverters)
- ► Complex locking (Mux, LUT, ...)

Guessing the key: structural approaches

By default, keys are easy to find:

- ▶ Xor $\rightarrow 0$ key
- ▶ Xnor $\rightarrow 1$ key

Defense:

- ► Resynthesis (merge inverters)
- ▶ Complex locking (Mux, LUT, ...)



Guessing the key: structural approaches

By default, keys are easy to find:

- ▶ Xor $\rightarrow 0$ key
- ▶ Xnor $\rightarrow 1$ key

Defense:

- ► Resynthesis (merge inverters)
- ▶ Complex locking (Mux, LUT, ...)

ML attacks may still break those



L_{Attacks}

Finding the key: SAT attack

Expected behaviour + logic circuit

Attacks

Finding the key: SAT attack

Expected behaviour + logic circuit \Rightarrow SAT problem

Attacks

Finding the key: SAT attack

Expected behaviour + logic circuit \Rightarrow SAT problem

Defense:

Attacks

Finding the key: SAT attack

Expected behaviour + logic circuit \Rightarrow SAT problem

Defense:

▶ More complex locking

Attacks

Finding the key: SAT attack

Expected behaviour + logic circuit \Rightarrow SAT problem

Defense:

- ▶ More complex locking
- ▶ Better choice of locked signals

Attacks

Finding the key: SAT attack

Expected behaviour + logic circuit \Rightarrow SAT problem

Defense:

- ▶ More complex locking
- ▶ Better choice of locked signals
- Derived keys (crypto...)



└─Key metrics

What makes a good logic locking?

Hard to guess the key

Disrupts circuit functionality

Mixed with the logic

A Yosys plugin for logic locking Leg metrics

Metrics

└─Key metrics

Metrics

Output corruption: the wrong key changes many output values

└─Key metrics

Metrics

Output corruption: the wrong key changes many output values

Pairwise security: key bits cannot be silenced individually

└─A plugin for Yosys

Why a Yosys plugin

∟ A plugin for Yosys

Why a Yosys plugin

Open-source existing research

A plugin for Yosys

Why a Yosys plugin

Open-source existing research

Large ecosystem

A plugin for Yosys

Why a Yosys plugin

Open-source existing research

Large ecosystem

Easy to install and integrate

└─A plugin for Yosys

Plugin functionalities

Xor- and Mux- based logic locking

Automation of Xor-based logic locking (metrics)

Design space exploration (area vs security)

∟_{A plugin for Yosys}

Not included

A plugin for Yosys

Not included

Key handling left to the user

- ▶ Too HW-dependent (memory, boot, scan-chain...)
- ▶ Linked to crypto primitives

A plugin for Yosys

Not included

Key handling left to the user

- ▶ Too HW-dependent (memory, boot, scan-chain...)
- ▶ Linked to crypto primitives

No attack methods (ML or SAT)

└─A plugin for Yosys

Not included

Key handling left to the user

- ▶ Too HW-dependent (memory, boot, scan-chain...)
- ▶ Linked to crypto primitives

No attack methods (ML or SAT)

Only flat modules

└─A plugin for Yosys

In practice

Number of signals to lock

Number of test vectors

Metrics

Design space exploration?

└─A plugin for Yosys

In practice

Number of signals to lock

Number of test vectors

Metrics

Design space exploration?



∟_{A plugin for Yosys}



└─A plugin for Yosys

In practice

yosys> logic locking -max-percent 5 -nb-test-vectors 64 -target corruption

4. Executing LOGIC_LOCKING pass. Running logic locking with 64 test vectors, target 5.0% (10 cells out of 203). Running corruption optimization with 101 unique nodes out of 203. Locking solution with 10 locked wires, 49.80% corruption cover and 52.34% corruption rate. └─A plugin for Yosys

In practice

yosys> logic locking -max-percent 5 -nb-test-vectors 64 -target corruption

4. Executing LOGIC LOCKING pass.

Running logic locking with 64 test vectors, target 5.0% (10 cells out of 203). Running corruption optimization with 101 unique nodes out of 203. Locking solution with 10 locked wires, 49.80% corruption cover and 52.34% corruption rate.



└─A plugin for Yosys



Connect with users:

Research: metrics implementation and evaluation

└─A plugin for Yosys



https://github.com/Coloquinte/moosic-yosys-plugin

