

The Road to Fully Open Hardware Mobile Computing



Keynote by Lukas F. Hartmann
MNT Research GmbH — https://mntre.com
FSIC2023, Paris





In September 2017, Google security researcher Cfir Cohen reported a vulnerability to AMD of a PSP subsystem that could allow an attacker access to passwords, certificates, and other sensitive information; a pa

2017.^{[10][11]}

In March 2018, an Israeli l' related to the PSP in AMD's that could allow malware t firmware updates to handl upheld by independent seclaimed by CTS Labs were the purpose of stock mani



RETURN OF THE LEAKIN

Watch out! Your processor reprivate browsing-history and data.

In Septe a PSP subsection of the sensitive in the sensiti

In March 2013, if the control of company reported a handful of allegedly serious related to the P F AMS of rehitecture CPUs (EPYC, Ryzen, Ryzen Pro, and Ryzen Haune) that could allow have to run and gain access to sensitive information. [12] AMD announced firmware updates a handle that flaws [13][14] Their validity from a technical standpoint was

upheld by independe claimed by CTS Labs the purpose of stock

Modern computers are vulnerable to malicious peripheral devices

SA-00075 (a.k.a. Silent Bob is Silent) [edit]

In May 2017, Intel confirmed that many computers with AMT have had an unpatched critical privilege escalation vulnerability (CVE-2017-5680) [38][51][36][52][53] The vulnerability which

was nicknamed "Silent Bob is Silent" by the res affects numerous laptops, desktops and servers

Meltdown

Hewlett Packard Enterprise and HP Inc.), Intel, L ween us oreaks to fundamental isolation [58][59][60] Those researchers claimed that the ween us operating system. Other reports claimed the bug also affects of This operation of the program to the program and the programs are the programs and the programs and the programs are the programs are the programs and the programs are the program to the program are the programs are the program to the

"full control of affected machines, in the line of the

—Tatu Y ip n, ssh.com[54]

NUM (edit

e PLATINUM cybercrime group be a solution of ploth the serial over ploth the serial over

Spectre

applications. It allows an attacker to trick error-free programs, which follow best practices, into leaking their secrets. In fact, the safety checks of said best practices actually increase the attack surface and may make applications more susceptible to Spectre

bsequent we hing from the EFF,^[4] security firm ped a workin exploit.^[72] On 20 November, 2017 s had been found in the Management Engine et/mobile), and Server Platform Services (high firmware update".^{[73][74]} Essentially every Intelluding most desktops and servers, were found promised, although all the potential routes of

exploitation were not entirely known.^{1/4]} It is not possible to patch the problems from the operating system, and a firmware (UEFI, BIOS) update to the motherboard is required, which was anticipated to take quite some time for the many individual manufacturers to accomplish, if it ever would be for many systems.^[42]

Multimedia Graphics Processing Unit (GPU)

4 Shader OpenGL® ES 3.1, Vulkan®, OpenCL™ 1.2

Video Processing Unit (VPU)

4Kp60 HEVC/H.265, H.264, VP9 Decoder

1080p60 MPEG-2, MPEG-4p2, VC-1, VP8, RV9, AVS, MJPEG, H.263 Decoder

Display Controller

Dual independent display support up to 4Kp60

Dolby Vision™, HDR10, HLG

Display and Camera I/O

eDP

1x HDMI 2.0a Tx (w/ HDCP 2.2)

1x MIPI-DSI (4-lanes)

2x MIPI-CSI (4-lanes each)

Audio I/O

6x I²S/SAI with TDM support (20+ channels, each 32 bits @384KHz)

SPDIF Tx & Rx

DSD512

HDMI Audio Return Channel (ARC)

Core Complex 1

4x Arm[®] Cortex[®]-A53 cores 32 KB L1 I-cache Arm Neon[™] FPU

1MB L2 Cache

Security

HAB, SRTC, SJTAG, TrustZone

AES256, RSA 4096, SHA-256, 3DES, DES, Elliptic Curve (ECC), ARC4, MD5

Secure Real Time Clock (RTC)

eFuse Key Storage

True Random Number Generator (RNG)

32 KB Secure RAM

System Control

2x Smart DMA

6x Timer, 3x Watch Dog

Boot ROM

Resource Domain Controller

PMIC interface

Temp Monitor/Sensor

Core Complex 2

1x Arm Cortex-M4 core
16 KB L1 I-cache 16 KB L1 D-cache 256 KB TCM (SRAM)

Connectivity & I/O

2x PCle 2.0 with L1 substates (1-lane each)

2x USB3.0 Dual Role and PHY (support USB Type C)

1x Gb Ethernet (with IEEE 1588, EEE & AVB support)

4x UART 5Mbps

4x I²C

3x SPI

4x PWM

External Memory

x32/x16 LPDDR4/DDR4/DDR3L Up to 3200 MTps

2x SDIO3.0/MMC5.0

NAND CTL (SLC/MLC) - BCH62

1x QuadSPI (XIP)

9.4.3 Memory Map and Register Definition

This section includes the DDRC PHY module memory map and detailed descriptions of all registers.

NOTE

Synopsys Proprietary. Used with permission.

i.MX 8M Dual/8M QuadLite/8M Quad Applications Processors Reference Manual, Rev. 2, 08/2019

2044 NXP Semiconductors

13.3.3 Usage Mode

The GPU should be programmed through the NXP provided driver. NXP does not provide support for software that directly programs the GPU registers. APIs for programming the GPU through the software driver are described in separate driver documentation.



FOSS driver for Mali Txxx and Gxx GPUs


Nouveau: Accelerated Open Source driver for nVidia cards

The **nouveau** project aims to build high-quality, free/libre software drivers for <u>nVidia cards</u>. "Nouveau" [nuvo] is the French word for "new". Nouveau is composed of a Linux kernel KMS driver (nouveau), Gallium3D drivers in Mesa, and the Xorg DDX (xf86-video-nouveau). The kernel components have also been ported to <u>NetBSD</u>.


Project Etnaviv is an open source user-space driver for the Vivante GCxxx series of embedded GPUs.

This repository contains reverse-engineering and debugging tools, and rnndb register documentation. It is not necessary to use this repository when building the driver.

```
if (counter x \ge vqa \ h \ max) begin
  counter x <= 0:
  if (counter_y >= vga_v_max) begin
    counter v <= 0:
    sprite_px <= 0;
    sprite py <= 0;
  end else begin
    counter y <= counter y + 1'b1;
  end
end else begin
  counter_x <= counter_x + 1'b1;</pre>
end
if (counter_x==vga_h_rez) begin
  if (counter_y<vga_v_rez-1'b1)</pre>
    need line fetch <= counter y + 1'b1;</pre>
  else
    need_line_fetch <= 0;</pre>
end
// signal synchronization point to fetch process
if (counter x<8 && counter y==vga v sync start)
  need_frame_sync <= 1;</pre>
else
  need_frame_sync <= 0;</pre>
// rasterline interrupt:
// - first time on vblank start (1 pixel long)
// - second time on report_y (1 pixel long)
if (counter_y == vga_v_sync_start \mid (vga_report_y != 0 && (counter_y == <math>vga_report_y - 1'b1)) begin
  // i tested the position of the interrupt relative to vdma init.
  // there's a wide window where a buffer switch is ok, and
```





Tiny Tapeout 4 From idea to chip design in minutes! Watch on VouTube



Introducing the GF180

Open MPW Shuttle





open source hardware





Part Franchischer Part Part









I'm building my own reform!

■ MNT Reform



jacqueline

1 Feb '22

Feb 2022

1/0

Feb 2022

Hey all!

I got a bit carried away, and now I'm building my own Reform. You might have seen pictures on twitter, but people have been telling me that you fine folks here might like to have some updates as well!


A

It's no fun to just straight up build the perfectly good, well-designed thing, so I have added my own take on things $\underline{\mathbf{e}}$

Feb 2022


First up, I've replaced the barrel jack input with a USB-C port, and am going to be relying on USB-PD for external power. I'm happy with my schematic and layout for this, and am now just waiting for PCBs from my fab to come back so I can see if it actually works. Here is a rendering of my gay pcb:











□ reform2-keyboard-fw	release version 2023-07-03	Jul 3, 2023, 9:13 PM
reform2-keyboard-lettering/visicut	keyboard-lettering: add v6 qwertz	Nov 1, 2022, 5:44 PM
reform2-keyboard-pcb	keyboard: add WIP R-2D version, atmega RC notes	Jul 21, 2022, 12:17 PM
reform2-keyboard3-pcb	keyboard3 rc snapshot	May 16, 2023, 6:28 PM
reform2-lpc-driver	replace delay with sleep per kernel doc recomendations	Jun 24, 2022, 4:17 PM
reform2-lpc-fw	release version 2023-07-03	Jul 3, 2023, 9:13 PM
reform2-motherboard-pcb	reform2: update PCBs incl. badges to production revs, a	Jun 10, 2021, 1:20 PM
reform2-motherboard25-pcb	actual MB2.5 snapshot WIP	May 16, 2023, 6:27 PM
□ reform2-oled-pcb	reform2: update PCBs incl. badges to production revs, a	Jun 10, 2021, 1:20 PM
reform2-protected-batterypack-pcb	reform2-protected-batterypack production update	May 16, 2023, 6:29 PM
□ reform2-safety	reform2: update PCBs incl. badges to production revs, a	Jun 10, 2021, 1:20 PM
□ reform2-speakers	speakers: updated design for better fit	May 20, 2020, 2:01 PM
reform2-trackball-fw	trackball: dont force send report	Oct 5, 2022, 6:01 PM
reform2-trackball-pcb	reform2: update PCBs incl. badges to production revs, a	Jun 10, 2021, 1:20 PM
reform2-trackball-sensor-pcb	reform2: update PCBs incl. badges to production revs, a	Jun 10, 2021, 1:20 PM
reform2-trackball2-fw	trackball2 flash tool: make interactive loop	May 16, 2023, 6:22 PM
reform2-trackball2-pcb	trackball pcb: add v2 with rp2040 mcu	Aug 22, 2022, 3:40 PM

















СРИ	4× 1.5GHz Cortex-A53	4× 1.8GHz Cortex-A53 (2GHz overclocked)	4× 2.2 GHz Cortex-A73 + 2× 1.8 GHz Cortex-A53	4× 1.5 GHz Cortex-A72 (2 GHz overclocked)	2× 1.5 GHz Cortex-A72	Kintex-7 FPGA (i.e. VexRiscV/LiteX)
GPU	Vivante GC7000L (OpenGL/ES 2.1 with Etnaviv)	Vivante GC7000UL (OpenGL/ES 2.1 with Etnaviv)	ARM Mali G52 MP4 (OpenGL/ES 3.1 with Panfrost)	VideoCore 4 (OpenGL/ES 3.1, Vulkan 1.0)	Vivante GC7000UL (OpenGL/ES 2.1 with Etnaviv)	User defined
RAM	4 GB LPDDR4	8 GB LPDDR4	4 GB LPDDR4	8GB LPDDR4	16 GB DDR4	2 GB DDR3
Wi-Fi	via mPCle card	Integrated QCA9377 (WiFi 5)	Integrated RTL8822CS (WiFi 5)	Integrated BCM43455 (WiFi 5)	via mPCle card	No
Bluetooth	No	Integrated QCA9377 (BT 5.0)	Integrated RTL8822CS (BT 5.0)	Integrated BCM43455 (BT 5.0)	No	No
Ethernet	1 Gbit/s	1 Gbit/s	1 Gbit/s	1 Gbit/s	1 Gbit/s	1 Gbit/s
PCle	2 Slots	1 Slot	1 Slot	1 Slot	1 Slot + 1 external + 1 SATA-III	2 Slots
Dual Display	Yes	Yes	No (either internal or HDMI display at a time)	Yes	No (external GPU possible)	Yes
Open Source Firmware	DDR4C and HDMI (optional) have closed source firmware.	DDR4C and WiFi/BT have closed source firmware.	Part of boot/TF-A and Wi-Fi firmware is closed source.	Closed boot blob.	eDP has closed source firmware (required only in laptop).	Yes
Open Source Drivers	Yes	Yes	Yes	Yes	Yes	Yes
PDF Schematics	Yes, full	Yes, full	Yes, partial	Yes, partial	Yes	Yes
KiCAD Sources	No	Adapter only	Adapter only	Adapter only	Yes, full	Yes, full
USB	USB 3.0	USB 3.0	USB 2.0	USB 2.0	USB 3.0	USB 1.0 (user defined)
HDMI	HDMI 2.0a	HDMI 2.0a	HDMI 2.1	HDMI 2.0	No (external PCIe for eGPU	HDMI 1.4






Multi-Core Linux SoC on Acorn CLE215+











Skybox: Open-Source Graphic Rendering on Programmable RISC-V GPUs

Blaise Tine Georgia Institute of Technology USA btine3@gatech.edu

Joshua R. Simpson California Polytechnic State USA simps03@calpoly.edu Varun Saxena Georgia Institute of Technology USA vsaxena36@gatech.edu

Fadi Alzammar California Polytechnic State USA falzamma@calpoly.edu

Hyesoon Kim Georgia Institute of Technology USA hyesoon.kim@gatech.edu Santosh Srivatsan Georgia Institute of Technology USA ssrivatsan30@gatech.edu

Liam Cooper Georgia Institute of Technology USA lcooper43@gatech.edu




Figure 1: Skybox framework overview.

Celerity: An Open Source 511-core RISC-V Tiered Accelerator Fabric

Prof. Michael Taylor Bespoke Silicon Group University of Washington

http://www.opencelerity.org








Introducing the Snapdragon 810 Processor

Advanced Graphics & Compute with the Adreno 430 – the best GPU Qualcomm Technologies' has ever made

4K primary & external display support with ecoPix and TruPalette and 3:1 pixel compression

Mobile industry's FIRST announced multi-channel 4G LTE SoC supporting Category 9 Carrier Aggregation



Not drawn to scale

Qualcomm Technologies' FIRST 14-bit Dual ISP for highest quality, depth enabled photography. Up to 21MP for main camera with depth assist, phase detect, for sharper dual camera user experiences FIRST Announced ARM®v8-A/64-bit using Cortex®-A57+ Cortex®-A53

Mobile industry's FIRST announced dual channel 1600 MHz LPDDR4 memory Qualcomm Technologies' FIRST UFS 2.0 Support

Greatly improved power management for DSP/Sensor Engine, Low Power Snapdragon Voice Activation (SVA), 12channel surround sound decode

Qualcomm Technologies' FIRST hardware implementation of 4K HEVC/ H.265 video encode. HEVC designed to deliver up to 50% better video compression

Qualcomm Adreno and Qualcomm Hexagon are pro



Thank You!

Lukas F. Hartmann — lukas@mntre.com Fediverse: @mntmn@mastodon.social

MNT Research GmbH — https://mntre.com FSIC2023, Paris

