

KLayout DRC/LVS FAQ + Tutorial

Frequently Asked Questions – Explained

Matthias Köfferlein, https://www.klayout.org



Prologue and Disclaimer

This is not a beginner's tutorial about DRC or LVS with KLayout

For a basic introduction see here: https://www.klayout.de/doc-qt5/manual/





Demo files and source code available here:

https://gitlab.com/klayoutmatthias/fsic-2022-demo-files/-/tree/main/klayout-talk (shown as "...")

Master topics

- General
- DRC
- LVS



General



Raw scripts vs. DRC / LVS

Raw scripts:

- Can be either **Python** or **Ruby**
- Act directly on the application API
- Rich capabilities (UI generation, PCell coding, Layout creation, computational geometry ..)
- API knowledge required



DRC and LVS scripts:

- Use Ruby always
- Act as facade for API (A "domain specific language")
- Simple language for verification and layout manipulation purposes
- Direct access to API is possible, but not encouraged

all = input(1, 0)
skew = all.edges.without_angle(0).without_angle(90)
skew.space(300.nm).without_internal_angle(45.0 .. 50.0).output(100, 0)

https://www.klayout.de/forum/discussion/1896

How to run DRC from Python?

Yes, the preferred way is through pya.Macro



DRC script: test.drc – adds layer 2/0

- _____source(\$layout_for_drc, \$layout_for_drc.top_cell)
- input(1, 0).sized(0.5.um).output(2, 0)

Demonstrates:

- Calling DRC from Python
- Sharing objects between Python and DRC (Ruby)

executes DRC script

6 / 43

- Matthias Köfferlein

2022

FSiC

python/call_drc_from_python/drc_from_python.lym

City.

How to modularize DRC/LVS?

Method 1: the standard way "instance_eval"

include_file = File.join(File.dirname(__FILE__), "include_me.drc")
instance_eval(File.read(include_file), include_file)
evaluates

evaluates file in DRC context

Issue: code inside included file can modify variables in calling scope, but not create new ones



eed to define variable here, so the included file can ass the value back to the calling scope

include_file = File.join(File.dirname(___FILE___), "include_me.drc")
instance_eval(File.read(include_file), include_file)

```
ml_space = metall.space(420.nm)
```

"include me.drc": -

```
metal1 = input(33, 0)
```

.../drc/include/include1.lydrc

Cisik

How to modularize DRC/LVS?

Method 2: KLayout preprocessor

%include include_me.drc

ml_space = metall.space(420.nm)

Included file "include_me.drc":

```
metal1 = input(33, 0)
```

- This is not standard Ruby!
- KLayout text-substitutes the pseudo-comment by the included file
- Paths are resolved relative to calling file
- The interpreter's source file and line number information may not be accurate

FSiC 2022 - Matthias Köfferlein



DRC



How to check every layer?

Example: grid check on all layers

report("on grid")

design_grid = 0.1

```
layers each do |layer|
input(layer).ongrid(design_grid)
.output("#{layer.to_s}_on_grid", "#{layer.to_s} grid violations")
end
```

gives you every layer that is in the source layout

Direct execution allows for dynamic scripting in contrast to table- or graph-based DRC tools:

- Loops
- Branches

.../drc/all_layers/grid_check.lydrc



1. Mode

Default Mode

- Flat polygon handling
- Single-threaded
- No overhead
- Use for small layouts
- No side effects

Tiled Mode

- Need to optimize tile size
- Finite lookup range
- Output is flat
- Multithreading enabled
- Scales with #CPUs
- Scales with layout area
- Predictable runtime and memory footprint

Deep Mode

- Preserves hierarchy in many cases
- Very fast / very slow
- Typically less memory
- Does not predictably scale with #CPU
- Performance not predictable
- Mainly used for LVS
 layer preparation

Her develot

• Still somewhat experimental

2. Use low power alternatives

• Multichannel operations: and_not, split_*

```
diff = input(17, 0)
nwell = input(7, 0)
(ndiff, pdiff) = diff.andnot(nwell)
```

- Use sparse layers for first operands in commutable operations
 - The first operand determines the complexity
- Avoid implicit polygon merging
 - avoid huge connected regions with many holes (meshes, inverted layers)
 - raw mode avoids merging
 - boolean operations do not merge prefer those
 - DRC functions will often merge inputs

3. More options

Edge-mode operations may be faster than polygon operations ۲

layer = input(67, 20)

layer.space(0.17).output(1000, 0)

layer.edges.space(0.17).output(1001, 0) renders same result, except shielding is not available

Disable shielding •

(https://www.klayout.de/doc-qt5/manual/drc_runsets.html#k_11)

Disable figure breaking in deep mode ۲ (https://www.klayout.de/doc-gt5/about/drc ref global.html#h2-1095)



4. Feed me samples

Debugging performance issues is a tedious and time consuming process

- Needs full access to a representative test case with layout, script and other inputs
- Synthetic test cases usually highlight the wrong problem

Sadly, real-world testcases usually cannot be shared But:

 It is often possible - with some effort - to break down a testcase into a reduced one which reproduces the problem while not disclosing secrets

Talk to your boss!

5. Core code optimization (example)



touching cells

overlapping cells

separated cells

Space check	touching	overlapping	separated
tiled (10x10) 1 thread	6.10 s	6.17 s	1.02 s
deep Preliminary	~1300 s (0.27) 131 s 0.200 s *)	~1300 s (0.27) 127 s 0.210 s *)	0.04 s

) without pre-merging: error marker duplication happens

.../drc/slow_and_fast_deep_mode



1. Release shape memory ("forget")

Every DRC statement is a function call, every layer is a variable holding the layer's shapes (directly or indirectly)

DRC execution is single-pass

A layer may still be used: it cannot be released automatically

Use "forget" if you do not need the layer anymore:

```
diff = input(17, 0)
nwell = input(7, 0)
(ndiff, pdiff) = diff.andnot(nwell)
```

diff.forget nwell.forget

> releases memory for these layers: after "forget" you can no longer use them



2. Mode

Default Mode

- Flat polygon handling
- Worst option in terms
 of memory
- Use only for small layouts

Tiled Mode

- Low internal memory usage
- Results are still flat
- Flat output is not memory efficient
- Good for DRC result is supposed to be empty :)
- Bad for computing dense intermediate layers or manipulating layouts

Deep Mode

- Temporary memory required for analysis
- Results are often hierarchical, hence memory efficient
- See notes on next slide ...

Note that you can switch modes and tile parameters during execution!



Deep mode pitfalls

Shape propagation / flatten may occur if

- One of the operands of an operation is flat (specifically "big rectangle NOT something")
- Hierarchical meshes get merged e.g. as input to "size" and DRC checks
- Cell variant formation in required (e.g. grid check with off-grid instances)

Merging

- Needed for operations that need merged polygons (e.g. size)
- Happens internally
- Huge polygons may appear up in the hierarchy
- Raw mode disables merging

Shape propagation

- Deep mode considers shape interactions
- Computation happens on the hierarchy level where these interactions happen first
- Beware of flat inputs operations will happen on top level in flat mode

Cell variants

- Cells are duplicated and instances are reassigned
- They are needed for operations which are not translation or rotation invariant
- E.g. snapping, scaling, transformations
- Magnified instances usually create variants



Deep mode pitfalls: merging



deep

layer1 = input(1, 0)
layer1.sized(-0.05.um).output(100, 0)

Output (white): hierarchical processing single polygon inside subcell

Output (white): huge merged polygon (160k points) - flat

input (1/0) 200x200 stitched array of non-overlapping cells



Why doesn't KLayout read Calibre decks?

SVRF (Calibre's verification language) is protected IP, so it cannot be implemented in FOSS tools

The recommended approach is to read DRC decks from a common source (e.g. tables, Python code ...) and to supply **generators** for different target tools



What is "Universal DRC"?

"Universal DRC" is a feature of KLayout >= 0.27

Feature:

output = input.drc(function)

Think of "drc" as a "for each" loop on every cluster of "layer" and other inputs. "function" is a combined expression delivering shapes which are collected in "output".

These combined expressions can involve inputs from different sources:

- "primary": the shapes from "input"
- "foreign": shapes from "input", outside current cluster
- "secondary": shapes from other layers

"function" is a combination of atomic functions, methods and operators. Application:

- Extended DRC checks (combined checks, more relations than "less")
- Combined filters
- New applications using "foreign"



What is "Universal DRC"?

Example: "critical area"





.../drc/universal_drc/drc.lydrc



How to implement widthdependent space checks?





Where is "connected"?

A: It is not there (yet)

In other systems this feature allows checking for space only if the shapes are (not) connected Implementation requirements:

- Needs a net annotation on the shapes
- Easy in flat, difficult in tiled or deep mode
- Proposal: employ the hierarchical net representation which "I2n" database provides

- i.e. introduce space checks between **nets**



How to do a radius check?

Checks Radius >= 1 µm

No built-in function there, but this idea:

report("Radius check")

l1 = input(1, 0)

radius = 1.0
tolerance = 0.02

generate a sharp-corner version by under/over/undersize
11 sharp corners = l1.sized(-radius).sized(2 * radius).sized(-radius)

apply rounded_corners to generate a reference shape and take difference diff = (l1_sharp_corners.rounded_corners(radius, radius, 32) ^ l1)

```
# compare vs. actual one
diff.sized(-tolerance / 2).sized(tolerance / 2).output("errors")
```



.../drc/radius_check



How to properly do an enclosure check?

There is an enclosing/enclosed feature, but it does not recognize shapes being outside the enclosing area!

Correct implementation: twofold check

report("Enclosure Check")

```
l1 = input(1, 0)
l2 = input(2, 0)
```

```
l2.enclosed(l1, 0.2).output("l2 inside l1 < 0.2") 
(l2 - l1).output("l2 not inside l1") </pre>
```



.../drc/enclosure_check

sees (1)

sees (2)



LVS



How to ignore device parameters?



To force a match use "tolerance" or "ignore_parameter" https://www.klayout.de/doc-gt5/manual/lvs_compare.html#h2-136

connect(metal_no_res, via) connect(via, metal2)	100% to match	lerance = always"	
<pre>tolerance("RES", "R", :relat</pre>	ive => 1.0)		
compare		RESISTOR	RESISTOR
	▶ † Nets ▼ ↓ Devices		
	► 🖙 RES	\$1 / RES [R=0.5k, L=10, W=2, A=20, P=24]	1 / RES [R=1k]

.../lvs/ignore_parameters/lvs.lylvs



How to enable device parameters?



"W" is a secondary parameter and not compared by default. To force a **mismatch** use "enable_parameter" https://www.klayout.de/doc-qt5/manual/lvs_compare.html#h2-227

```
connect(metal_no_res, via)
connect(via, metal2)
```

enable_parameter("RES", "W")

compare

▼ ↓ Devices		
▼ 🖙 - ⇔ RES	• /	1 / RES [R=1k, W=1]
► -↔ - ↔ A	0	A (1)
▶	0	B (1)
▼ ⇔ RES⇔-	\$1 / RES [R=1k, L=10, W=2, A=20, P=24]	1
►> A ⇔ -	C A (1)	
▶ -0- B⇔-	© B (1)	



How to write device subckts?

Spice output can be customized with a "Spice Writer Delegate"

- Delegate pattern: implement some aspects externally
- Delegates are used to redirect the flow to custom code

class SubcircuitModels < RBA::NetlistSpiceWriterDelegate</pre>

```
def write_header
  emit_line(".INCLUDE 'models.cir'")
end
```

```
def write_device(device)
   str = ... # build SPICE device string
   emit_line(str)
end
```

Called initially to write some header

```
Called to write a 
device
```

end

custom_spice_writer = RBA NetlistSpiceWriter new(SubcircuitModels new)
target_netlist("extracted.cir", custom_spice_writer, "Extracted by KLayout")

• Full code: https://www.klayout.de/doc-qt5/manual/lvs_io.html#h2-37



How to read device subckts?

Spice input can be customized with a "Spice Reader Delegate"

- Similar to Spice Writer Delegate, but for reading and somewhat more complex
- Several levels of integration for tailoring the parser process
 - Atomic: translate net names
 - Spice card: parse card strings into element data
 - Devices: build devices from parsed element data
 - Subcircuits: filter model subcircuits
- Full code:

https://www.klayout.de/doc-qt5/manual/lvs_io.html#h2-146



KLayout offers some standard devices, but they may not be sufficient

Example: MOS capacitor in n well

- Similar to PMOS transistor, but S/D implant is n+
- Specified with W, L instead of area
- Standard Spice C element may not applicable
- Multiplier N instead of plain cap value adding for parallel devices

Requirements:

- Special extractor delivering W, L
- Spice reader / writer for using subcircuit models
- Special device combination rules







Full code is here: .../lvs/custom_device

Basic components:

- "Device Extractor" (defs.rb)
 - A subclass of RBA::GenericDeviceExtractor
 - Initializes the "device class"
 - Defines the geometry collector
 - Generates the devices from geometry
- "Combiner" (defs.rb)
 - A subclass of RBA::GenericDeviceCombiner
 - Implements parallel / serial combination of devices
- Spice reader and writer delegates (spice.rb)
 - Subclasses of RBA::NetlistSpiceReaderDelegate and RBA::NetlistSpiceWriterDelegate
 - Specify how devices are read or written from or to Spice files
- LVS script (lvs.lylvs)
 - The standard LVS script making use of the new devices

FSiC 2022 - Matthias Köfferlein



Device Extractor: creating the device class

The "device class" is the device "data sheet" – it specifies terminals, parameters, model name etc.

You can create one from scratch or use of one of the predefined classes for a basis (enables standard Spice elements like "R", "C" or "M")

```
def MOSCAPNExtractor.make_device_class(name)
    dc = RBA::DeviceClass::new
    ....
    dc.combiner = MOSCAPNDeviceCombiner::new
    gate = RBA::DeviceTerminalDefinition::new("G", "Gate")
    dc.add_terminal(gate)
    ....
    dc.add_parameter(RBA::DeviceParameterDefinition::new("W", "Width", 0.0, true, 1e-6))
    ....
    return dc
    name, description, default value, is_primary, si_scaling
end
```



Device Extractor: setting up ...

Reimplement "setup" to register the device class and define the extraction layers

def setup



output layers (terminal pins are placed there)

FSiC 2022 - Matthias Köfferlein



Device Extractor: geometry collection

The device extractor collects shapes for devices along a cluster definition based on a "connectivity" scheme. This is not electrical, but logical.

Connected shapes are clustered together.





Device Extractor: turning geometry into device

def extract_devices(layer_geometry)

(a, d, p) = layer_geometry

a.merged.each do |a_polygon|

a_region = RBA::Region::new(a_polygon)

w_edges = a.edges.inside_part(d)

w = w_edges[0].distance_abs(w_edges[1].pl) * sdbu

l_edges = a.edges.inside_part(p)

l = l_edges[0].distance_abs(l_edges[1].p1) * sdbu

device = self.create_device

device.set_parameter("W", w)
device.set_parameter("L", l)

self.define_terminal(device, 0, 3, a_polygon)
self.define_terminal(device, 1, 4, a_polygon)
self.define_terminal(device, 2, 5, a polygon)

gets called for each cluster (potentially multiple devices)



places shapes for terminals NOTE: terminal, layer by index (0, 1, 2 ...)

FSiC 2022 - Matthias Köfferlein

end

end



Device Combiner

The device combiner checks if devices can be combined, computes the resulting parameters and rewires the devices so that one is the combined one and the other becomes disconnected.





Device Combiner

The device combiner checks if devices can be combined, computes the resulting parameters and rewires the devices so that one is the combined one and the other becomes disconnected.





Demo layout and schematic: .../lvs/custom_device Layers taken from Sky130





Looking for more?

Your community: https://www.klayout.de/forum/

Your documentation source: https://www.klayout.de/doc-qt5/manual/



Thank you for listening!